


# INTRODUCTION TO MICROCOMPUTERS FIRST EXAM

Dr. Salih FADIL

October 24, 2008



An 8085 based microprocessor system needs 36 KByte ROM and 2 KByte RAM memory. ROM and RAM memory are composed of memory ICs shown in the figure. Design a memory decoder circuitry that places the memory ICs into the address ranges shown in the figure. Use one 138 (3-to-8)

decoder IC and logic gates if necessary. There should not be any overlapping addresses in your design

#2)

- Obtain  $\overline{IOR}$ ,  $\overline{IOW}$ ,  $\overline{MEMR}$ ,  $\overline{MEMW}$  by using  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{IO/M}$  strobe signals and a 138 decoder.
- Consider the microprocessor system given in question 1. Assume that RAM1 IC is removed from the memory decoder circuitry. Suppose also that the system program of the microprocessor system uses subroutines and hardware interrupts. Does the system program work properly? Why?
- Explain the functions of the following pins of 8085 shortly  
 $\overline{READY}$ ,  $\overline{RESET-IN}$ ,  $\overline{RESET-OUT}$ ,  $HOLD$ ,  $HLDA$ ,  $CLK-OUT$ ,

# INTRODUCTION TO MICROCOMPUTERS FIRST MIDTERM

## EXAM SOLUTION MANUAL

Dr. Salih FADIL

October 24, 2008

Chosen chip select bits

| #1)  | A <sub>15</sub> | A <sub>14</sub> | A <sub>13</sub> | A <sub>12</sub> | A <sub>11</sub> | A <sub>10</sub> | A <sub>9</sub> | A <sub>8</sub> | A <sub>7</sub> | A <sub>6</sub> | A <sub>5</sub> | A <sub>4</sub> | A <sub>3</sub> | A <sub>2</sub> | A <sub>1</sub> | A <sub>0</sub> |         |
|------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|---------|
| ROM1 | 0               | 0               | 0               | 0               | 0               | 0               | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | = 0000h |
|      | 0               | 0               | 1               | 1               | 1               | 1               | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | = 3FFFh |
| ROM2 | 0               | 1               | 0               | 0               | 0               | 0               | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | = 4000h |
|      | 0               | 1               | 0               | 1               | 1               | 1               | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | = 5FFFh |
| ROM3 | 0               | 1               | 1               | 0               | 0               | 0               | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | = 6000h |
|      | 0               | 1               | 1               | 1               | 1               | 1               | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | = 7FFFh |
| ROM4 | 1               | 0               | 0               | 0               | 0               | 0               | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | = 8000h |
|      | 1               | 0               | 0               | 0               | 1               | 1               | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | = 8FFFh |


BLANK..!

|      |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |         |
|------|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---------|
| RAM1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | = F800h |
|      | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | = FFFFh |

$$\begin{aligned}
 16K &= \frac{2^4}{2^2} \rightarrow 14 \text{ bits change} \\
 8K &= \frac{2^3}{2^2} \rightarrow 13 \text{ bits change} \\
 4K &= \frac{2^2}{2^2} \rightarrow 12 \text{ bits change} \\
 2K &= \frac{2^1}{2^2} \rightarrow 11 \text{ bits change}
 \end{aligned}$$

10

- ✓ No overlapping addresses
- ✓ One 3-to-8 decoder and logic gates if necessary.




40

#2)

15

a)




When the microprocessor neither reads nor writes all outputs of 138 are logic 1, (disabled!)

|   | (C)                          | (B)             | (A)             |                   |
|---|------------------------------|-----------------|-----------------|-------------------|
|   | $\overline{IO/\overline{M}}$ | $\overline{RD}$ | $\overline{WR}$ |                   |
| 6 | 1                            | 1               | 0               | $\overline{IOW}$  |
| 5 | 1                            | 0               | 1               | $\overline{IOR}$  |
| 2 | 0                            | 1               | 0               | $\overline{MEMW}$ |
| 3 | 0                            | 0               | 1               | $\overline{MEMR}$ |

b) When RAM IC in the system given in problem (17) one is removed from the memory of the system, the system program, which uses subroutines, hardware interrupts (Interrupt service routines), never works properly, since to keep track of subroutine calls, the system needs a stack memory. Stack memory must a RAM memory.

(18) c) READY: It is an input pin. When it is activated (logic 1), 8085 works normally. When it is deactivated it enters wait states, it does nothing. It can be used to interface 8085 with slow devices.

(3) RESET IN: It is an active low input pin. When this pin sees a logic low signal, microprocessor is reset, that is PC is loaded with 0000h and.



some internal flip-flops are loaded with default values. The necessary RESET-IN signal can be supplied by the circuit given in the above circuit

(3) RESET\_OUT: It is an output pin. The complemented form of applied RESET-IN signal is seen on this pin and is used to RESET peripheral devices with high RESET.

(3) HOLD: It is an active high input pin. When it is activated microprocessor makes HLDA acknowledgement signal (output) active and then relinquishes data and address buses.

(3) HLDA: It is an output pin which gives active high acknowledgement signal indicating that 8085 relinquished the buses

(3) CLK-OUT: It is an output pin that gives a symmetric clock signal whose frequency is equal to the frequency of the crystal.