


INTRODUCTION TO MICROCOMPUTERS SECOND MIDTERM EXAM

Dr. Salih FADIL


November 28, 2008



#1) a) Design a PROM memory decoder circuitry that places the memory ICs shown in the memory map to the corresponding address locations. Use a minimum capacity PROM IC. There should not be overlapped addresses in your design. Show connection diagram and programming of the PROM. Assume that the PROM has two chip select inputs. One of them is active-low, the other one is active-high.

b) Consider the following I/O decoder circuitry.

- What type I/O decoder circuitry is it? Why?
- Determine each I/O device's selection address range.
- Can data be written to those I/O devices?



#2)

```

Adjust_H EQU number
Adjust_L EQU 0FFh
;
ORG 0000h
LXI SP, 0FFFFh
LXI D, 0100h
LOOP: CALL DELAY
      DCX D
      MOV A, E
      ORA D
      JNZ LOOP
      HLT
;
DELAY: PUSH D

```

```

LP_1:    MVI    D, Adjust_H
        NOP
        CALL   DELAY_1
        DCR    D
        JNZ    LP_1
        POP    D
        RET

;

DELAY_1: PUSH    D
        MVI    D, Adjust_L
LP_2:    NOP
        DCR    D
        JNZ    LP_2
ZZ:      NOP
        POP    D
        RET

```

- Consider the above 8085 assembly program that will be run on an 8085 microprocessor based system. The 8085 has 2 MHz crystal. If the elapsed time to execute DELAY subroutine is wanted to be 1 second, determine the value of "number" as an hex number.
- Show the *active* part of the stack content when the program reaches the point labeled as ZZ on the assembly program first time. Show the content of the register SP in your diagram also.

#3)

```

                ORG    0000h
                LXI    SP, 0FFFFh
                MVI    A, 00001011b
                SIM
                EI
                MOV    H, A
DUMMY:         NOP
AA:            NOP
                NOP
                NOP
                NOP
BB:            NOP
                NOP
                NOP
CC:            NOP
                JMP    DUMMY
                NOP
                ORG    0024h
                JMP    TRAP

;

                ORG    002Ch
                JMP    FIVE_FIVE
                ORG    0034h

```

[illegible]

Consider the above assembler program. Assume that the events (or sequence of events) given in the following parts of the question occur just after hard resetting of the microprocessor system under consideration.

- a) If an RST 5.5 hardware interrupt request arrives the 8085 at point labeled as AA, what is the content of register H at point CC?
- b) If a TRAP hardware interrupt request arrives the 8085 at point labeled as AA and just after that an RST 5.5 hardware interrupt request arrives the 8085 at point labeled as DD, what is the content of register H at point CC?
- c) If a TRAP hardware interrupt request arrives the 8085 at point labeled as AA and just after that an RST 5.5 hardware interrupt request arrives the 8085 at point labeled as BB, what is the content of register H at point CC?
- d) If an RST 7.5 hardware interrupt request arrives the 8085 at point labeled as AA and just after that an RST 6.5 hardware interrupt request arrives the 8085 at point labeled as BB, what is the content of register H at point CC?
- e) If a TRAP hardware interrupt request arrives the 8085 at point labeled as AA and just after that an RST 7.5 hardware interrupt request arrives the 8085 at point labeled as EE, what is the content of register H at point CC?

Please give your short explanations in your answers. *Answers without explanation are not going to get any point..!*

GOOD LUCK 😊

INTRODUCTION TO MICROCOMPUTERS SECOND MITERM

EXAM SOLUTION MANUAL

Dr. Salih FADIL

November 28, 2008

#1) a) $8K = 2^3 2^{10}$, $4K = 2^2 2^{10}$, $2K = 2^1 2^{10}$, $1K = 2^{10}$

A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	= 0000h
0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	= 1FFFh
0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	= 2000h
0	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	= 2FFFh
0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	= 3000h
0	0	1	1	0	1	1	1	1	1	1	1	1	1	1	1	= 37FFFh
0	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	= 3800h
0	0	1	1	1	0	1	1	1	1	1	1	1	1	1	1	= 3BFFFh

ROM1
(8K)

ROM2
(4K)


ROM3
(2K)

RAM1
(1K)

To CS's of the PROM

A ₁₃	A ₁₂	A ₁₁	A ₁₀	ROM1 CS	ROM2 CS	ROM3 CS	RAM1 CS	NC	NC	NC	NC	
A ₃	A ₂	A ₁	A ₀	O ₇	O ₆	O ₅	O ₄	O ₃	O ₂	O ₁	O ₀	
0	0	0	0	0	1	1	1	1	1	1	1	for ROM1 eight locations
0	0	0	1	0	1	1	1	1	1	1	1	
0	1	1	1	0	1	1	1	1	1	1	1	
1	0	0	0	1	0	1	1	1	1	1	1	
1	0	0	1	1	0	1	1	1	1	1	1	for ROM2 four locations
1	0	1	0	1	0	1	1	1	1	1	1	
1	0	1	1	1	0	1	1	1	1	1	1	
1	1	0	0	1	1	0	1	1	1	1	1	
1	1	0	1	1	1	0	1	1	1	1	1	for ROM3 two locations
1	1	1	0	1	1	1	0	1	1	1	1	
1	1	1	1	1	1	1	1	1	1	1	1	for RAM1 one location
1	1	1	1	1	1	1	1	1	1	1	1	

20



b) i) It is an isolated I/O decoder since $E_3 = 1$ when $\overline{IO/\overline{M}} = 1$ and $\overline{RD} = 0$

ii)

A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	
A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	
0	0	0	1	1	0	0	0	= 18h
0	0	0	1	1	1	1	1	= 1Fh
0	0	1	—	—	0	0	0	= 38h
0	0	1	—	—	1	1	1	= 3Fh
0	1	0	—	—	0	0	0	= 58h
0	1	0	—	—	1	1	1	= 5Fh
0	1	1	—	—	0	0	0	= 78h
0	1	1	—	—	1	1	1	= 7Fh
1	0	0	—	—	0	0	0	= 98h
1	0	0	—	—	1	1	1	= 9Fh
1	0	1	—	—	0	0	0	= B8h
1	0	1	—	—	1	1	1	= BFh
1	1	0	—	—	0	0	0	= D8h
1	1	0	—	—	1	1	1	= DFh
1	1	1	—	—	0	0	0	= F8h
1	1	1	—	—	1	1	1	= FFh

I/O device-1
I/O device-2
I/O device-3
I/O device-4
I/O device-5
I/O device-6
I/O device-7
I/O device-8

As a result:

I/O Device number	Selected address range
1	18h - 1Fh
2	38h - 3Fh
3	58h - 5Fh
4	78h - 7Fh
5	98h - 9Fh
6	B8h - BFh
7	D8h - DFh
8	F8h - FFh

iii) No, it can not be written since $E_3 = 1$ when $IO/\overline{M} = 1$ and $\overline{RD} = 0$. Only data can be read from those I/O devices.

#2) a)

Adjust_H EQU number

Adjust_L EQU OFFh

		# of T-states	# of bytes	start. addr
ORG	0000h			
LXI	SP, OFFFh		3	0000h
LXI	D, 0100h		3	0003h
LOOP: CALL	DELAY		3	0006h
DCX	D		1	0009h
MOV	A, E		1	000Ah
ORA	D		1	000Bh
JNZ	LOOP		3	000Ch
HLT			1	000Fh
DELAY: PUSH	D	12	1	0010h
MVI	D, Adjust_H	7	2	0011h
LP-1: NOP		4	1	0013h
CALL	DELAY-1	18	3	0014h
DCR	D	4	1	0017h
JNZ	LP-1	10/2		
POP	D	10		
RET		10		

4

```

DELAY-1:  PUSH    D           ; 12
          MVI     D, Adjust_L ; 7
LP-2:     NOP             ; 4
          DCR     D           ; 4
          JNZ     LP-2        ; 10/7
ZZ:       NOP             ; 4
          POP     D           ; 10
          RET                    ; 10
  
```

of T-states for DELAY-1 Subroutine

$$\text{Adjust_L} = \text{FFh} = (255)_{10}$$

$$\underbrace{(12+7)}_{19} + 254 \underbrace{(4+4+10)}_{18} + \underbrace{(4+4+7)}_{15} + \underbrace{4+10+10}_{24} = 4630$$

of T-states for DELAY Subroutine

$$\underbrace{12+7}_{19} + (\text{number}-1) \underbrace{(4+18+4630+4+10)}_{4666} + \underbrace{4663+10+10}_{4683} =$$

$$\rightarrow (\text{number}-1) 4666 + 4702 = 10^6$$

$$1 \text{ second} = \frac{1}{\frac{2}{2} 10^{-6}} = 10^6 \text{ T-states.}$$

$$\text{number} = \frac{10^6 - 4702}{4666} + 1 = (214.3)_{10} \rightarrow \text{number} = (215)_{10}$$

number = D7h



PUSH D in DELAY-1 Sub.	{	00	FFF7h	← (SP) when the program reaches the point ZZ first time
		D7	FFF8h	
CALL DELAY-1	{	(PC) = { 17 }	FFF9h	
		{ 00 }	FFFAh	
PUSH D in DELAY Sub.	{	00 (E)	FFFBh	
		01 (D)	FFFC h	
CALL DELAY	{	09 (LSB)	FFFDh	
		(PC) = { 00 (MSB)	FFFEh	
		X X	FFFFh	

content of the active
stack memory when the program
reaches the point labeled as ZZ
first time.

(23)

#3) a) At the beginning of the assembly program only mask
of RST5.5 is removed and interrupts are enabled. Therefore
RST5.5 at AA is not recognized by the 8085 and at point CC,
(H) = 0Bh.

7) b) Since TRAP is a NMI, the 8085 finishes the execution
of the NOP instruction, pushes the starting address of
the next NOP's address into stack. After that it jumps
to 0024h, from there it jumps to ISR of TRAP.
Inside TRAP's ISR, (H) = EEh, after that pending bit
for RST5.5 is checked. Since RST5.5 arrives the 8085 just
before this operation, the program jumps to ISR of RST5.5.
Inside ISR of RST5.5, (H) = DDh is made. So, (H) = DDh at point
labeled as CC.

c) The situation here looks like the one given in part b. ^⑥

① The program finally goes to the ISR for TRAP.

(H) = EEh is made. Pending of RST5.5 is latched. Later on, MVI and RIM instructions are issued.

Probably the programmer has written RIM instead of SIM accidentally :-). So, the program goes back to the NOP just after the NOP labeled as AA with (H) = EEh. When an RST5.5 interrupt request arrives at point BB, it will not be recognized by the 8085 since its mask is in place. So, at point CC, (H) = EEh.

② When, RST7.5 arrives to the 8085 at AA, the program finally goes to ISR of RST7.5. Inside the ISR, (H) = BBh is made. After that MVI A, 08h, RIM instructions are issued. The programmer ^{again} probably has written RIM instead of SIM accidentally :-). The program returns to the NOP instruction just after the NOP labeled as AA. If an RST6.5 request arrives at point BB, it is not recognized by the 8085, so (H) = BBh at point CC.

③ e) If a TRAP request arrives to the 8085 at point AA, the program finally reaches to TRAP's ISR. Inside the ISR, register H is loaded with EEh, (H) = EEh, when RST7.5 hardware request reaches to the 8085 at point EE, it is "latched" as a hardware signal in the RST7.5 latched.

So, when the program returns to the loop, it immediately goes to the ISR of RST7.5 (since mask of RST7.5 has been removed). It returns from the subroutine with (H) = BBh. As a result, (H) = BBh at point CC.