


INTRODUCTION TO MICROCOMPUTERS FINAL EXAM

(Summer School - 2009)

Dr. Salih FADIL

August 24, 2009



a)


Consider the memory decoder circuitry given in the above figure and fill the following table.

IC #	Type (ROM or RAM)	Capacity (KB)	Selected addr. range
1
2
3
4
5

see back

b) Realize the same decoder circuitry by using minimum capacity PROM. Give the PROM programming table and connection diagram together. Assume that PROM has two enables, where one of them is active high and the other one is active low.

#2)



This program is written for 8255-I + port A

ORG 0000h

LXI SP, 8000h ; 7C00h-7FFF : SRAM

MVI A, SAY1

Instruction-1

MVI A, SAY2

Instruction - 2

MVI A, SAY3

Instruction - 3

see back

(3)

MVI A, 08h

SIM

EI

NOP

LXI H, 7C00h

MVI C, 05h

NOP

ORG SAY4

JMP iPROG-1

NOP

NOP

PROG-1: MOV A, M

STA SAY5

INX H

DCR E

JNZ TAMAM

KK: LXI H, 7C00h

MVI C, 05h

TAMAM! EI

RET

This program is written for 8255-II port B

ORG 0000h

LXI SP, OFFFH ; FCOOh - FFFFh SRAM.

MVI A, N1

Instr-1

MVI A, N2

Instr-2

MVI A, N3

Instr-3

see back!

MVI A, NH

SIM

~~END~~

LXI H, OFCOOH

MVI B, 00h

LP: NOP

NOP

NOP

JMP LP

ORG 003CH

JMP SUB

NOP

NOP

SUBI IN NS

ADD B

MOV B, A

MOV M, B

EI

RET

a) Consider the program part written for 8255-I port A

and determine the values for S4Y1, S4Y2, S4Y3, S4Y4, S4Y5.

Determine also Instruction-1, Instruction-2 and Instruction-3.

b) Consider the program part written for 8255-II port B,

and determine the values for N1, N2, N3, N4, N5. Determine

also, Instr-1, Instr-2 and Instr-3.

c) What do these two programs do? explain shortly.

10h	7C00h
15h	7C01h
20h	7C02h
25h	7C03h
30h	7C04h
35h	7C05h
40h	7C06h
45h	7C07h


SRAM

Content of
the system
given on the
left hand side

(5)

Determine the memory content whose address is FCOOH for the system shown on the right hand side when the program which is written for 8255-I, reaches the point labeled as KK.

#3)



Written for 8251-1

ORG 0000h

LXI SP, OFFFFh ; FCOOh - FFFFh SRAM

MVI A, 7Eh


Instruction - 1

MVI A, S1

Instruction - 2

NOP

NOP



Instruction - 3

EI

LXI H, OFCOOH

ORG 003Ch

JMP SJBS

NOP

SJBS: MOV A, M

OUT S2

EI

RET.

Written for 8251-2

ORG 0000h

LXI SP, OFFFEh

MVI A, DAT1

OUT DAT2

MVI A, DAT3

OUT DAT4

NOP

NOP

LXI H, OFCOOH

MVI A, 08h

Ins-1

EI

NOP

NOP

ORG 003Ch

JMP SJBR

DONGU! NOP

NOP

JMP DONGU

NOP
NOP

SUBR: IN DAT5
ADI 38h
JNZ Hoops
IN DAT6
RRC
RRC
RRC
RNC
MOV M, A
EE
RET

Hoops! HLT

- (7)
- a) Determine the values of s_1, s_2 given in the program part written for 8251-1. Determine also Instruction-1, Instruction-2, Instruction-3 given in the same program.
 - b) Determine the values of DAT1, DAT2, DAT3, DAT4, DAT5, DAT6. Determine also Ins-1 given in the same program
 - c) Assume that no error occurs in serial communications between 8251s. The system shown on the left hand side contains ABh in its memory location whose address is FCOOH. Determine the content of the memory location of the system given on the right hand side. The address of the location is also FCOOH.

INTRODUCTION TO MICROCOMPUTERS FINAL

EXAM SOLUTION MANUAL

Dr. Salih FADIL

August 24, 2009

- #1) The following binary memory map can be written
 a) for the given decoder circuitry

	$A_{15} A_{14} A_{13} A_{12}$	$A_{11} A_{10} A_9 A_8$	$A_7 A_6 A_5 A_4$	$A_3 A_2 A_1 A_0$	
$IC_1 \{$	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	$= 0000h$
	0 0 0 1	1 1 1 1	1 1 1 1	1 1 1 1	$= 1FFFh$
$IC_2 \{$	0 0 1 0	0 0 0 0	0 0 0 0	0 0 0 0	$= 2000h$
	0 0 1 0	1 1 1 1	1 1 1 1	1 1 1 1	$= 2FFFh$
$IC_3 \{$	0 0 1 1	0 0 0 0	0 0 0 0	0 0 0 0	$= 3000h$
	0 0 1 1	1 1 1 1	1 1 1 1	1 1 1 1	$= 3FFFh$
$IC_4 \{$	0 1 0 0	0 0 0 0	0 0 0 0	0 0 0 0	$= 4000h$
	0 1 0 0	0 1 1 1	1 1 1 1	1 1 1 1	$= 47FFh$
$IC_5 \{$	0 1 0 0	1 0 0 0	0 0 0 0	0 0 0 0	$= 4800h$
	0 1 0 0	1 0 1 1	1 1 1 1	1 1 1 1	$= 4BFFh$

↑ selection
does not change bits for 1138

IC #	Type (ROM or RAM)	Capacity (KB)	Selected address range
1	ROM	8 KB	0000h - 1FFFh
2	ROM	4 KB	2000h - 2FFFh
3	ROM	4 KB	3000h - 3FFFh
4	ROM	2 KB	4000h - 47FFh
5	RAM	1 KB	4800h - 4BFFh

(13)

b) In order to select minimum capacity memory IC (IC_5 , 1 KB), 6 most significant address bits should be used, but A_{15} remains logic 0 throughout the memory space used. A_{15} can be used to enable the PROM. So, 5 address bits should be used to select all of the IC_5 s.

$$\text{Capacity of the PROM} = 2^5 = 32 \text{ bytes. (Minimum)}$$

Connected
addr pins INPUTS

$\hookrightarrow A_{14} A_{13} A_{12} A_{11} A_{10}$

$A_4 A_3 A_2 A_1 A_0$

0 0	0 0 0 0
0 0	0 0 0 0
0 0 1 1 1	1 1 1 1 1

$O_7 O_6 O_5 O_4 O_3 O_2 O_1 O_0$

1 1 1 1 1 1 1 0
1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 0

for IC_1

(8 locations)

0 1 0	0 0
0 1 0	1 1
0 1 1	0 0
0 1 1	1 1

1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 0

for IC_2

(4 locations)

0 1 1	0 0
0 1 1	1 1
0 1 1	0 0
0 1 1	1 1

1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 0

for IC_3

(4 locations)

1 0 0 0 0	1 1 1 1 0
1 0 0 0 1	1 1 1 1 0
1 0 0 1 0	1 1 1 0 1

1 1 1 1 0 1 1 1
1 1 1 1 0 1 1 1
1 1 1 0 1 1 1 1
1 1 1 1 1 1 1 1

For IC_4

(2 locations)




+ the other locations	1 1 1 1 1 1 1 1
	1 1 1 1 1 1 1 1

1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1

For IC_5

(1 locations)

PROM (32 Bytes)



20

#2)

a) For the system on the left hand side.

It has memory mapped I/O decoder since $\bar{E}_1 = \bar{E}_2 = 0$
for $I_0 / \bar{m} = 0$

A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	
0	0	0	0	0	0	0	0	1	1	1	0	1	1	0	0	= 00ECh
- II -								- II -								01 = 00EDh 10 = 00EEh 11 = 00EFh

port-A Addr. = 00ECh

port-B Addr. = 00EDh

port-C Addr. = 00EEh

control reg Addr. = 00EFh

Mode word

7	6	5	4	3	2	1	0	
1	0	1	0	X	1	0	X	- A4h
(o)					(o)			

SAY1 = Mode word = 0A4h ②

Instruction-1 \Rightarrow STA 00EFh ①

BSR Word to make INT_{E_A} = 1 (PC₆ = 1 in BSR)

7	6	5	4	3	2	1	0	
0	X	X	X	1	1	0	1	= 0Dh
(o)	(o)	(o)						

BSR Word to make INT_{E_B} = 1 (PC₂ = 1 in BSR)

7	6	5	4	3	2	1	0	
0	X	X	X	0	1	0	1	= 05h
(o)	(o)	(o)						

SAY2 = 0Dh (or 05h) ②

Instruction-2 \Rightarrow STA 00EFh ①

SA43 = 05 (or 0Dh) ②

④

Instruction-3 \Rightarrow STA 00EFh ①

SA44 = Vector addr. of RST 7.5 = 003Ch ①

SA45 = Addr. of port A = 00ECh ①

b) The system on the right hand side has I/O mapped I/O decoder since $E_3 = 1$ for $O_I / \bar{m} = 1$

A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0	
1	1	1	1	1	1	0	0	= FCh Addr. of port-A
-	-	-	-	-	-	0	1	= FDh " " port-B
-	-	-	-	-	-	1	0	= FEh " " port-C
-	-	-	-	-	-	1	1	= FFh " " control register

Mode Word

$\begin{array}{ccccccccc} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline 1 & 0 & 1 & 1 & X & 1 & 1 & X \end{array} = B6h$
(0) (0)

To make $INTE_A = 1$ ($PC_4 = 1$ in BSR mode)

$\begin{array}{ccccccccc} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline 0 & X & X & X & 1 & 0 & 0 & 1 \end{array} = 09h$
(0) (0) (0)

To make $INTE_B = 1$ ($PC_2 = 1$ in BSR mode)

$\begin{array}{ccccccccc} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline 0 & X & X & X & 0 & 1 & 0 & 1 \end{array} = 05h$
(0) (0) (0)

N1 = Mode Word = 0B6h ②

Instr-1 \Rightarrow OUT OFFh ①

N2 = BSR word for $INTE_A = 1 = 09h$ (or 05h) ②

Instr-2 \Rightarrow OUT OFFh ①

N3 = BSR word for $INTE_B = 1 = 05h$ (or 09h) ②

Instr-3 \Rightarrow OUT OFFh ①

MSE M7.5

+	6	5	4	3	2	1	0
×	x	x	x	1	1	x	x
	(0)	(0)	(0)		(0)	(0)	

$= 08\text{h}$ \leftarrow to open the mask
of RST 7.5

$$\underline{N_4} = 08\text{h} \quad ①$$

$$\underline{N_5} = \text{Addr. of port B} = 0FD\text{h} \quad ①$$

c) The program written for 8255-I sends the data located in SRAM locations of FCOOH - FC04H continuously in mode-1. It uses RST 7.5 interrupt to send data in mode-1

⑥ The program written for 8255-II receives the data sent by the 8255-I and add them. The sum is also written to SRAM location of FCOOH.

When the program written for 8255-I reaches the point labeled as KK, all the data located at FCOOH - FC04H has been sent to 8255-II. So the content of FCOOH in the system being on the left hand side will contain the sum of data located at FCOOH - FC04H.

$$\begin{array}{r}
 & 10\text{h} \\
 & 15\text{h} \\
 & 20\text{h} \\
 & 25\text{h} \\
 + & 30\text{h} \\
 \hline
 & 9A\text{h}
 \end{array}$$

$$(M) = 9A\text{h.}$$

FCOOH

#3) For 8251-1 : it has I/O mapped I/O decoder

a)

A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀
1	1	1	1	1	1	1	0
-	-	-	-	-	-	-	1

0 = FEh Addr. of data reg
1 = FFh Addr of Control-Command-Status register

Control word

7	6	5	4	3	2	1	0
FEh = 0 1	1 1	1 1	1 0	1 1	1 0	1 0	1 0

1 stop bit Even parity 8 data bits 1b X

→ So, asynchronous communication is used

Command word : 0001 0101 = 15h.

Instruction-1 \Rightarrow OUT OFFh

S1 = Command word = 15h

Instruction-2 \Rightarrow OUT OFFh

Instruction-3 \Rightarrow SIM

S2 = Addr of data reg = 0FFh

transmitter and receiver clock freq. = $\frac{19200}{16} = 1200$ Hz.

b) For 8251-2 : It has also I/O mapped I/O decoder

A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀
0	0	0	0	0	0	0	0
0	1	1	1	1	1	1	1

0 = 00h
1 = 01h

Control Word

7	6	5	4	3	2	1	0
0	1	1	1	1	1	1	0

0 1 = 7DH

The same as the ones belong to 8251-1

$\times 1 \rightarrow$ since $f_2 = 1200$ Hz

DAT1 = Control Word = 7Dh ②

DAT2 = Addr. of control reg = 01h ②

DAT3 = 15h = Command word = 15h ②

DAT4 = Addr. of command reg. = 01h ②

Ins-1 = SIM ②

DAT5 = Addr. of status reg. = 01h ②

DAT6 = Addr. of data reg = 00h ②

SRAM

c) In those programs the data in memory location of 8085-1, whose address is FCOOH, is sent to 8251-2 by 8251-2. This data is received by 8251-2. After that it is swapped and written into memory location of 8085-2. So

$$(M) = ABh \xrightarrow{\uparrow FCOOH} (M) = BAh$$

$$\uparrow \\ 8085-1 \qquad \qquad \qquad 8085-2$$

10

=====