


INTRODUCTION TO MICROCOMPUTERS FINAL EXAM

Dr. Sabih FADIL

January 21, 2010

#1)



Design a completely specified decoder circuitry that uses the possible minimum capacity PROM and also places the memory ICs to the corresponding addresses shown in the figure.

a) Draw the truth table of the minimum capacity PROM.

b) Draw the connection diagram of the decoder circuitry. The PROM has two enable inputs. One of them is active-high and the other one is active low.

#2)

```
ORG 0000h
LXI SP, DFFFFh
LXI H, 2000h
```

```
DNG-1: CALL SUB-1
      NOP
      JMP DNG-1
```

```
      NOP
SUB-1: NOP
LP-1:  NOP
      CALL SUB-2
      DCR H
      JNZ LP-1
      RET
SUB-2: PUSH H
      MVI H, 0FFh
LP-2:  NOP
```


```
AA: DCR H
     JNZ LP-2
     POP H
     RET
```

Consider the assembly program part written for an 8085 based system. The 8085 has 8 wire crystal.

see back

- Calculate content of the active stack memory when the program reaches point labeled as AA in the program ^{first time}. Show the content of SP register in your drawing.
- Calculate the execution time for subroutine SUB-1
- Can the assembly program be run on the system whose memory map given in question-1? Why?

3)



DSARTs shown in the figure will be used for synchronous serial communication. Consider the program parts written for 8251-1 and 8251-2 given in the following.

! This is for 8251-1

ORG 0000h

LXI SP, 0FFFFh ; FCO0h-FFFFh is for SRAM

MVI A, 1Ch

Instruction-1

MVI A, 30h

Instruction-2

MVI A, 31h

Instruction-3

MVI A, S1

Instruction-4

MVI A, 08h

SIM

EI

LOOP: NOP

NOP

NOP

JMP LOOP

ORG 0034h

JMP SUB_R

NOP

ORG 003Ch

JMP SUB_T

NOP

SUB_R: MVI A, S2

OUT S3

LP1: IN S4

ANI 40h

JZ LP1

LP2: IN S5

ANI 02h

JZ LP2

IN S6

ANI S7

JNZ SLEEP

IN S8

CMA

ADI 01h

STA 0FC00h

NOP

EI

RET

SUB_T: MVI A, 0Fh

OUT S9

NOP

EI

RET

SLEEP: HLT

See back →

: This is for 8251-2

ORG 0000h

LXI SP, 0FFFFh ; F000h-FFFF is for SRAM

MVI A, N1

Inst-1

MVI A, N2

Inst-2

MVI A, N3

Inst-3

MVI A, N4

Inst-4

MVI A, 08h

SIM

EI

DUMMY: NOP

NOP

JMP DUMMY

ORG 0034h

JMP RECEIVE

NOP

ORG 003Ch

JMP TRANSMIT

NOP

RECEIVE: MVI A, N5

OUT N6

DN61: IN N7

ANI N8

JZ DN61

DN62: IN N9

ANI N10

JZ DN62

IN N11

ANI 38h

JNZ STUCK

IN N12

CMA

ADI 01h

STA 0FC00h

NOP

EI

RET

TRANSMIT: MVI A, 0F0h

OUT N13

EI

RET

STUCK: HLT

a) Determine Instruction-1, ...

Instruction-4. Determine also S1, ... S5 in the program written for 8251-1

b) Determine Instr-1, ... Instr-4

Determine also N1, ... N13 in the program written for 8251-2

c) Determine the value of f_2 . If no error occurs in the communication between two USARTs, determine the content of memory location whose address is $FC00h$ in both system.

INTRODUCTION TO MICROCOMPUTERS FINAL EXAM SOLUTION MANUAL

①

Dr. Salih FADIL

January 21, 2010

$$16K = 2^4 \cdot 2^{10}, \quad 8K = 2^3 \cdot 2^{10}, \quad 4K = 2^2 \cdot 2^{10}, \quad 2K = 2^1 \cdot 2^{10}$$

#1) a)

	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	
16 KB ROM1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	= 0000h
	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	= 3FFFh
8 KB ROM2	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	= 4000h
	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	= 5FFFh
4 KB ROM3	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	= 6000h
	0	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	= 6FFFh
2 KB RAM4	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	= 7000h
	0	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	= 7FFFh

will be connected to low enable input of the PROM


To find the MINIMUM CAPACITY PROM, from the binary memory map, we see that A₁₄, A₁₃, A₁₂, A₁₁ will be the inputs to the PROM. Because of this, PROM capacity will be $2^4 = 16$ Bytes. Since A₁₅ remains at logic 0 in the address range where memory ICs are located, A₁₅ will be connected to low enable of the PROM.

INPUTS

OUTPUTS

	A ₁₄	A ₁₃	A ₁₂	A ₁₁	NC	N.C	N.C	N.C	$\overline{CS}_{RAM1}$	$\overline{CS}_{ROM3}$	$\overline{CS}_{ROM2}$	$\overline{CS}_{ROM1}$
	A ₃	A ₂	A ₁	A ₀	O ₇	O ₆	O ₅	O ₄	O ₃	O ₂	O ₁	O ₀
ROM1 8 loc.	0	0	0	0	1	1	1	1	1	1	1	0
ROM2 4 loc.	1	0	0	0	1	1	1	1	1	1	0	1
ROM3 2 loc.	1	1	0	0	1	1	1	1	1	0	1	1
RAM 1 loc.	1	1	1	0	1	1	1	1	0	1	1	1
remaining 1 location	1	1	1	1	1	1	1	1	1	1	1	1

17



#2)

		# of T states	# of bytes	start addr
ORG	0000h			
LXI	SP, 0FFFFh	10	3	0000h
LXI	H, 2000h	10	3	0003h
DNG-1: CALL	SUB-1	18	3	0006h
NOP		4	1	0009h
JMP	DNG-1	10/7	3	000Ah
SUB-1: NOP		4	1	000Dh
LP-1: NOP		4	1	000Eh
CALL	SUB-2	18	3	000Fh
DCR	H	4	1	0012h
JNZ	LP-1	10/7	3	0013h
RET		10	1	0016h
SUB-2: PUSH	H	12	1	0017h
MVI	H, 0FFh	7	2	0018h
LP-2: NOP		4	1	001Ah
AA: DCR	H	4	1	001Bh
JNZ	LP-2	10/7	3	001Ch
POP	H	10	1	001Fh
RET		10	1	0020h


stack mem.

$$\Sigma = 33$$

$$21h = 33$$

a)

11



b) # of T-states in sub-2

$$12 + 7 + \overbrace{(4+4+10)}^{18} \times 254 + 15 + 10 + 10 = 19 + 18 \times 254 + 35 = 4626$$

of T-states in sub-1

11 $4 + \underbrace{(4 + 4626 + 18 + 4 + 10)}_{4662} \times 31 + 4659 + 10 = 149195$

Execution time = $149195 \times \frac{1}{4 \times 10^6} = 0.03729875 \text{ s} = 37.298 \text{ ms}$

c) It can not be run, since the system given in question-1 does not have SRAM memory whose selection addresses are FFFFh or lower.

11 #3) a)

For 8251-1

A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	
1	1	1	1	0	1	1	0	= OF6h Addr. of data reg
- " -				- " -			1	= OF7h Addr. of control-command-status register

Mode word

7	6	5	4	3	2	1	0	
0	0	0	1	1	1	0	0	= 1Ch.
↑	↑	└──┘		└──┘		└──┘		
double sync. char	output ext. sync.	odd par.		8 data bit		sync. mode		

Instruction-1 : OUT 0F7h
 Instruction-2 : OUT 0F7h
 Instruction-3 : OUT 0F7h

writing mode word
 " SYNC1 = 30h
 " SYNC2 = 31h

S1: Command word = 00010101 = 15h

Instruction-4 : OUT 0F7h writing command word

S2: Command word = 10010101 = 95h

S3: command reg addr = 0F7h

S4: status reg addr = 0F7h

S5: " " " = 0F7h

S6: " " " = 0F7h

S7: control mask for errors = 38h

S8: data reg. addr = 0F6h

S9: data reg. addr = 0F6h

b) For 8251-2

A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀
0	0	0	0	1	1	1	0
- 11 -				- 1 -			1

= 0Eh Addr. of data reg.

= 0Fh Addr. of control -
 Command - Status reg.

N1 = mode word = 1Ch

Instr-1 : OUT 0Fh

N2 = Command word = 15h

Instr-2 : OUT 0Fh

N3 = SYNC1 = 30h

Instr-3 : OUT 0Fh

N4 = SYNC2 = 31h

Instr-4 : OUT 0Fh

N5 = Command word = 95h

N6 = Command reg. addr = 0Fh

N7 = Status reg. addr = 0Fh

(6)

N8 = mask for checking
SINDET : bit of Status register = 40h

N9 = Addr of Status reg. = 0Fh

N10 = mask for checking
RXRDY bit of status
reg. = 02h

N11 = Addr. of status reg = 0Fh

N12 = Addr of data reg = 0Fh

N13 = " " " " = 0EH

c) $f_2 = 30 \text{ kHz}$

In system - (1)

In system - (2)

Smile sync. mode

$(M)_{FC00h} = 10h$; 2's complement of
 $F0h = 1111\ 0000$

$(M)_{FC00h} = F1h$; 2's complement of
 $0Fh = 0000\ 1111$

hex → (1) prev

$f_2 \rightarrow$ (2)