

INTRODUCTION TO MICROCOMPUTERS FIRST EXAM (Summer School - 2008)

Dr. Salih FADIL

July 22, 2008

#1) The truth table of a PROM, which is used in the decoder circuitry of a 8085 based system, is given in the following

INPUTS							OUTPUTS							
connected addresses	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	O ₈	O ₇	O ₆	O ₅	O ₄	O ₃	O ₂	O ₁
	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁								
same	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	0	0	0	0	0	1	1	1	1	1	1	1	1	0
	0	0	0	0	0	1	1	1	1	1	1	1	1	0
	0	0	0	0	0	1	1	1	1	1	1	1	1	0
same	0	1	1	1	1	1	1	1	1	1	1	1	1	0
	1	0	0	0	0	0	1	1	1	1	1	1	0	1
	1	0	0	0	0	1	1	1	1	1	1	1	0	1
	1	0	0	0	0	1	1	1	1	1	1	1	0	1
	1	0	1	0	0	0	1	1	1	1	1	0	1	1
	1	0	1	0	0	1	1	1	1	1	1	0	1	1
	1	0	1	0	1	0	1	1	1	1	1	0	1	1
	1	0	1	0	1	1	1	1	1	1	1	0	1	1
	1	0	1	1	0	0	1	1	1	1	0	1	1	1
	1	0	1	1	0	1	1	1	1	1	0	1	1	1
	1	0	1	1	1	0	1	1	1	1	0	1	1	1
The other locations							1	1	1	1	1	1	1	1

The used prom has two chip selects; one of them is active-low and the other one is active-high. The lowest capacity memory chip is a RAM and the other memory chips are EPROMs.

- Draw the complete decoder circuitry
- Determine the capacities of each memory IC, and their selection ranges. Determine also capacity of the PROM.

SEE BACK

Note that there is no overlapped addressing in the decoder circuitry.

#2) Reconsider the memory decoder circuitry described in question 1, realize the same circuitry by using only one 74138 (3-to-8) decoder and logic gates if necessary.

```
#3)      ORG    0000h
          LXI    SP, 0FFFFh
          NOP
LP:       NOP
          CALL  SUB
          NOP
          NOP
          JMP   LP
          MVI   L, 00h
SUB:      MVI   H, COUNT
LP1:      NOP
          CALL  SUB1
          DCR   H
          JNZ   LP1
          RET
SUB1:     PUSH  H
          MVI   H, 0FFh
LP2:      NOP
          NOP
AA:       DCR   H
          JNZ   LP2
          POP   H
          RET
```

c) Does this assembly program work on the system given in problem 1 and 2 correctly? why?


Consider the above assembler program which will be run on a 8085 based system


a) Draw the stack memory content together with the content of SP when the program reaches the point labeled as AA first time.

b) If the total execution time for SUB is to be 1 ms, determine the value of COUNT. Assume that crystal frequency of the system, where the above program is run, is 6 MHz.

July 22, 2008

#1) a) Since there is no overlapped addressing in the decoder circuitry, the minimum capacity memory IC should be the one that has minimum number of location of ^{the} PROM programmed for it. Therefore, minimum capacity memory IC has 10 address inputs (1KB RAM), The second IC has 11 bit address inputs (A_{10} is input both ^{the} memory IC and PROM), so it is 2KB EPROM. The third IC has 12 bit address inputs (A_{10}, A_{11} are inputs both ^{the} memory IC and PROM), so it is 4 KB EPROM and so on.





#	Inst	Op	addr	# of bytes	addr
#3)	ORG	0000h			
	LXI	SP, 0FFFFh	3		0000h
	NOP		1		0003h
LP:	NOP		1		0004h
	CALL	SUB	3		0005h
	NOP		1		0008h
	NOP		1		0009h
	JMP	LP	3		000Ah
	MVI	L, 00h	2		000Dh

Inst	Op	addr	# of bytes	addr
SUB1:	PUSH	H		12
	MVI	H, 0FFh		7
LP2:	NOP			4
	NOP			4
AA:	DCR	H		4
	JNZ	LP2		10/7
	POP	H		10
	RET			10

SUB1: MVI H, COUNT; 2; 000Fh; 7

LP1: NOP; 1; 0011h; 4
CALL SUB1; 3; 0012h; 18


DCR H; 1; 0015h; 4

JNZ LP1; 10/7

RET; 10

of T-states

a)



b)

of T-states in SUB1

$$12 + 7 + (4 + 4 + 4 + 10) \times 254 + 19 + 10 + 10 = 19 + 22 \times 254 + 19 + 20$$

$$= 5646 \rightarrow \text{execution time} = 5646 \times \frac{1}{3} 10^{-6} = \underline{\underline{1.882 \text{ ms}}}$$

of T-states in SUB

$$7 + \overbrace{(4 + 18 + 5646 + 10)}^{5678} (\text{COUNT} - 1) + 5675 + 10$$

$$= 5678 (\text{COUNT} - 1) + 5692 = 5678 \times (\text{COUNT}) - 5678 + 5692$$

$$= (\text{COUNT}) \times 5678 + 14 = \frac{10^3}{\frac{1}{3} 10^{-6}} = 3000$$

$$\text{COUNT} = \frac{3000 - 14}{5678} = 0.525$$

It does not make sense!

Since execution time for SUB1 is 1.882 ms > 1 ms.

for 100 ms execution time for SUB

$$\text{COUNT} = \frac{300000 - 14}{5678} = 52.83 \rightarrow \text{COUNT} = 53_{10} = 35h.$$

$$f_{\text{cpu}} = 6 \text{ MHz}$$

$$f_{\text{clk}} = 3 \text{ MHz}$$

$$T_{\text{clk}} = \frac{1}{3} 10^{-6} \text{ s.}$$