

①


INTRODUCTION TO MICROCOMPUTERS SECOND EXAM

(Summer School - 2008)

Dr. Salih FADIL

August 05, 2008

#1)



The following 8085 assembly program is written for the above system. Port B is not used.

see back

PORT_A EQU S4-1
PORT_C EQU S4-2
CONREG EQU S4-3
CONWRD EQU S4-4
;
ORG 0000h
MVI A, CONWRD
OUT CONREG
BEGIN: NOP
NOP
MVI A, 00010000b
COLUMN-1: OUT PORT-C ; First column
IN PORT_C
ANI 00001000b
JZ FOUR
MVI A, 11111100b
OUT PORT-A
FOUR: IN PORT-C
ANI 00000100b
JZ EIGHT
MVI A, 01100110b
OUT PORT-A
EIGHT: IN PORT-C
ANI 00000010b
JZ TWELVE
MVI A, 11111110b
OUT PORT-A
TWELVE: IN PORT-C
ANI 00000001b
JZ COLUMN_2
MVI A, 10011100b
OUT PORT-A.
NOP
COLUMN-2: MVI A, 00100000b
OUT PORT-C
IN PORT-C
ANI 00001000b
JZ FIVE

MVI A, 01100000b

OUT PORT-A.

FIVE: IN PORT-C

ANI 0000 0100b

JE NINE

MVI A, 10110110b

OUT PORT-A.

NINE: Instruction -1

Instruction -2

Instruction -3

Instruction -4

Instruction -5

THIRTEEN: ...

; ; ; ; ;

COLUMN-3: MVI A, 0100 0000b

OUT PORT-C

IN PORT-C

; ; ; ;

COLUMN-4: MVI 1000 0000b

OUT PORT-C

IN PORT-C

; ; ; ;

JMP BEGIN

a) Consider the program given in the above. Determine S4-1, S4-2, S4-3, S4-4. Take don't cares as zeros


b) What does this program do? Explain shortly (not line by line!)

c) Determine Instruction-1, Instruction-2, Instruction-3, Instruction-4 and Instruction-5

Note that all parts starting at COLUMN-i ($i=1,2,3,4$) looks like each other as a structure.

See back





An incompletely specified memory decoder circuitry is shown in the above figure.

- Determine each memory IC's selection address ranges
- Determine all addresses which select the last memory place (byte) in each memory IC.
- Determine each memory IC's type (ROM or RAM) and capacity.

#3) ORG 0000h
 LXI SP, OFFFH ; FCOOH-FCOFH SRAM.
 LXI H, OFCOOH
 MVI B, OFh.
 MVI A, OOH

LP-1 : MOV M, A
 INR A
 INX H
 DCR B
 JNZ LP-1
 NOP
 MVI A, OFh
 SIM
 EI

LP-2: NOP
 AA: NOP
 NOP
 BB: NOP
 NOP
 CC: NOP
 JMP LP-2

NOP
 ORG 0024h
 JMP ISR-1
 NOP
 ORG 003Ch
 JMP ISR-2

NOP
 NOP

ISR-1: LXI H, OFCOOH
 MVI C, OFh

LP-3: MOV A, M
 CMA
 ADI 01h
 MOV M, A.
 INX H
 DCR C
 JNZ LP-3

MVI A, 08h
 SIM
 SS: EI
 RET
 NOP
 ISR-2: LXI H, OFCOOH
 MVI C, OFh
 LP-4: MOV A, M
 SUI 01h
 MOV M, A
 INX H
 DCR C
 JNZ LP-4
 EI
 RET

Consider the assembly program part written for an 8085 microprocessor based system. Assume that all sequence of events given each part occur just after hardware reset.

a) An RST7.5 hardware interrupt signal arrives the microprocessor at point AA. What are the contents of RAM memory places whose addresses are FCOOH-FCOFH at point CC.

b) A TRAP hardware interrupt signal arrives the microprocessor at point AA. What are the contents of RAM memory places whose addresses are FCOOH-FCOFH at point CC.

See back →

- c) A TRAP hardware interrupt signal arrives the microprocessor at point AA. Just after that an RST7.5 hardware interrupt signal arrives at point BB. What are the content of RAM memory places whose addresses are FCOOh - FC0Fh at point CC.
- d) Assume that the instruction labeled as SS is removed from the program. Answer the question given in part c in this case.

GOOD LUCK... 

INTRODUCTION TO MICROCOMPUTERS SECOND EXAM

SOLUTION MANUAL (Summer School - 2008)

Dr. Salih FADIL

August 05, 2008

- #1) The system shown in the figure has isolated I/O decoder
 a) since E_3 of 138 decoder is enabled when $I0/\bar{I1} = 1$.

| <u>A₇</u> | <u>A₆</u> | <u>A₅</u> | <u>A₄</u> | <u>A₃</u> | <u>A₂</u> | <u>A₁</u> | <u>A₀</u> | |
|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|-------------------------------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | = 00h addr. of port A |
| | | | | | | 1 | 0 | = 01h " port B |
| | | | | | | 1 | 0 | = 02h " port C |
| | | | | | | 1 | 1 | = 03h " control reg |

Control word

| <u>D₇</u> | <u>D₆</u> | <u>D₅</u> | <u>D₄</u> | <u>D₃</u> | <u>D₂</u> | <u>D₁</u> | <u>D₀</u> | |
|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|-------|
| 1 | 0 | 0 | 0 | 0 | 0 | X | 1 | = 81h |
| | | | | | | | (0) | |

$$SA4-1 = \text{addr. of port-A} = 00h$$

$$SA4-2 = \text{addr. of port-C} = 02h$$

$$SA4-3 = \text{addr. of control reg.} = 03h$$

$$SA4-4 = \text{control word} = 81h$$

- b) The assembly program given in this question is a basic hex keypad scan program.

- * At the beginning of the program, ports of 8255 are programmed in mode 0 as shown in the figure

- * After that each key in each column is checked whether it is pressed or not. For example, the keys in column

(2)

one (key-0, key-4, key-8 and key-[]) are checked as follows:

From port-C, $PC_7 PC_6 PC_5 PC_4 = 0001$ is output. If key-0 is pressed the data read from PC_L will be $PC_3 PC_2 PC_1 PC_0 = 1000$. Therefore data is read from port-C and it is ANDed with mask 00001000_b . If the result is nonzero, key-0 is pressed.

In this case, seven segment code of numeral zero is output ($PA_7 PA_6 PA_5 PA_4 PA_3 PA_2 PA_1 PA_0 = abcdefgh = 11111100$) from port A. Note that the seven segment display is common cathode type. If the result is zero, key-4 is checked and so on.

To check the keys in column two, $PC_7 PC_6 PC_5 PC_4 = 0010$ is output. The checking mechanism is the same. When checking of keys is finished, the program returns to beginning of the program.

c) instruction-1 \rightarrow IN PORT-C
" - 2 \rightarrow ANI 00000010b
" - 3 \rightarrow FZ THIRTEEN ; $a b c d e f g h$
; $PA_7 PA_6 PA_5 PA_4 PA_3 PA_2 PA_1 PA_0$
" - 4 \rightarrow MVI A, 11110110b ; 1 1 1 1 0 1 1 0
- - 5 \rightarrow OUT PORT-A

In this part of the program key-9 in column-2 is checked. If it is pressed, its seven segment code is sent to the display from port A. If it is not, the program jumps to checking of key-d (key-thirteen).

| <u>Memory chip</u> | Selected address ranges |
|--------------------|--|
| IC-1 | (0000h - 1FFFh) |
| IC-2 | (2000h - 2FFFh), (3000h - 3FFFh) |
| IC-3 | (4000h - 47FFFh), (4800h - 4FFFh), (5000h - 57FFFh), (5800h - 5FFFh) |
| IC-4 | (6000h - 63FFFh), (6400h - 67FFFh), (6800h - 6BFFFh), (6C00h - 6FFFh) (7000h - 73FFFh), (7400h - 77FFFh), (7800h - 7BFFFh), (7C00h - 7FFFh) |

| <u>Memory chip</u> | Addresses that select the last byte |
|--------------------|--|
| IC-1 | 1FFFh |
| IC-2 | 2FFFh, 3FFFh |
| IC-3 | 47FFFh, 4FFFh, 57FFFh, 5FFFh |
| IC-4 | 63FFFh, 67FFFh, 6BFFFh, 6FFFh, 73FFFh, 77FFFh, 7BFFFh, 7FFFh |

| <u>Memory chip</u> | Capacity | Type |
|--------------------|-----------------------------------|------|
| IC-1 | $2^3 \cdot 2^{10} = 8 \text{ KB}$ | ROM |
| IC-2 | $2^2 \cdot 2^{10} = 4 \text{ KB}$ | ROM |
| IC-3 | $2^1 \cdot 2^{10} = 2 \text{ KB}$ | ROM |
| IC-4 | $2^0 = 1 \text{ KB}$ | RAM |

#3)

- a) Since at beginning of the program all masks are in place and RAM locations whose addresses are between FCO0h - FCOFh are written as follows, RST 7.5 interrupt request

is NOT recognized by the processor.

The content of RAM locations whose addresses are FCO0h - FCOFh remain the same as shown on the left hand side

| | |
|----|-------|
| 00 | FC00h |
| 01 | FC01h |
| 02 | FC02h |
| 03 | FC03h |
| 04 | FC04h |
| 05 | FC05h |
| 06 | FC06h |
| 07 | FC07h |
| 08 | FC08h |
| 09 | FC09h |
| 0A | FC0Ah |
| 0B | FC0Bh |
| 0C | FC0Ch |
| 0D | FC0Dh |
| 0E | FC0Eh |
| 0F | FC0Fh |

← Figure-1

- b) Since TRAP is NMI, the microprocessor writes the address of NOP just after AA into stack and jumps to 0024h (interrupt vector address of TRAP). From there it jumps to ISR-1. In ISR-1, memory contents in FCO0h - FCOFh are changed with their two's complement and become as follows.

| | |
|----|-------|
| 00 | FC00h |
| FF | FC01h |
| FE | FC02h |
| FD | FC03h |
| FC | FC04h |
| FB | FC05h |
| EA | FC06h |
| F9 | FC07h |
| E8 | FC08h |
| F7 | FC09h |
| F6 | FC0Ah |
| F5 | FC0Bh |
| F4 | FC0Ch |
| F3 | FC0Dh |
| F2 | FC0Eh |
| F1 | FC0Fh |

← Figure-2

| number | 2's comp. |
|-----------|--------------------|
| 0000 0000 | → 0000 0000h = 00h |
| 0000 0001 | → 1111 1111 = FFh |
| 0000 0010 | → 1111 1110 = FEh |
| 0000 0011 | → 1111 1101 = FDh |
| 0000 0100 | → 1111 1100 = FCh |
| 0000 0101 | → 1111 1011 = FBh |

$$00001111 \rightarrow 11110001$$

Toward at the end of ISR-1, all masks are removed, interrupt is enabled and returned to NOP instruction just after AA. As a result content of RAM memory between FCO0h - FCOFh will be as shown in the above at point CC.

- c) In this case, the microprocessor will write the address of NOP just after label AA into stack and jump to 0024h, from there it will jump to ISR-1. After that it will return to NOP instruction. The content of the RAM locations in FCO0h - FCOFh will be as shown in Figure-2. Since all masks are removed at this point, when an RST7.5 interrupt request arrives the microprocessor, at BB, it jumps to 003Ch, from there it jumps to ISR-2. Inside ISR-2, the content of each location is decremented by one, and becomes as follows.

| | |
|----|-------|
| FF | Fcooh |
| FE | FC01h |
| FD | : |
| FC | : |
| FB | : |
| FA | : |
| F9 | : |
| F8 | : |
| F7 | : |
| F6 | : |
| F5 | : |
| F4 | : |
| F3 | : |
| F2 | : |
| F1 | : |
| FO | FC0Fh |

Figure-3

So, the content of RAM locations will be as shown in Figure-3 at point CC.

- d) After recognition of an interrupt request, interrupt enable S-R flip-flop is reset (interrupt is disabled). Since, interrupt is NOT enabled before leaving the TRAP's ISR (ISR-1), RST7.5 interrupt request will not be recognized by the microprocessor.

Therefore the contents of the RAM locations in FCO0h - FCOFh will be as shown in Figure-2 at point CC.