


INTRODUCTION TO MICROCOMPUTERS FINAL EXAM (Summer School - 2008)

Dr. Salih FADIL

August 21, 2008

#1)



Consider the assembly program parts written for the above system.

see back

; It is written for 8251-1

ORG 0000h

AA: LXI SP, 8000h ; 7C00h-7FFFh is SRAM

MVI A, N1

Instruction-1

MVI A, N2

Instruction-2

NOP

NOP

ORG 002Ch

JMP KIRAZ

NOP

NOP

ORG 0034h

JMP ERIK

NOP

NOP

MVI A 01001110b

SIM

EI

LOOP: NOP

NOP

NOP

JMP LOOP

NOP

NOP

KIRAZ: MVI A, OFF

OUT N3

MVI A, 00001100b

EI

RET

NOP

NOP

ERIK: IN N4:

ANI 38h

JNZ AYVA

IN N5

ADI 01h

STA 7C00h ; ??

NOP

EI

RET

AYVA: MVI A, 11000000b

SIM

HLT

; It is written for 8251-2

ORG 0000h

LXI SP, 8000h ; 7C00h-7FFFh is SRAM.

MVI A, S1

Instruction-1

MVI A, S2

Instruction-2

NOP

NOP

ORG 002Ch

JMP ELMA

NOP

NOP

ORG 0034h

JMP ARMUT

NOP

NOP

MVI A, 01001101

SIM

EI

LP: NOP

NOP

NOP

JMP LP

NOP

NOP

ARMUT: LDA S3

ANI 00111000b

JNZ VISNE

LDA S4

ADI 01h

STA 7C00h. ;??

NOP

MVI A, 00001100b

SIM.

EI

RET

NOP

NOP

ELMA: MVI A, 11h

STA S5

EI

RET

VISNE: MVI A, 11000000b

SIM

HLT

a) Consider the program part written for 8251-1 and determine values for N1, N2, N3, N4, N5 and determine also Instruction-1, Instruction-2.

b) Consider the program part written for 8251-2 and determine values for S1, S2, S3, S4, S5 and determine also Instruction-1, Instruction-2

c) Determine the content of the first SRAM location in both system.


d) If a parity error occurs during the communication what happens in both system, explain shortly.

e) In the program part written for 8251-1, if the instruction labeled as AA is changed as LXI SP, 0FC02h, what happens explain?

→ see back

f) What do those programs do? Explain shortly.


#2) Memory map



In a 8085 based microprocessor system, 22 KByte ROM, 2 KByte RAM memory is needed. Locations of memory ICs are shown in the memory map shown in the figure. Design a memory decoder circuitry placing the memory ICs into the address ranges shown in the figure. Use a minimum capacity PROM in your design. There is going to be no

overlapping addresses in your design. Draw the truth table of the PROM and complete decoder circuitry. Assume that PROM has two chip select inputs, one of them is active high, the another one is active low.

#3)



Consider the system shown in the above. The following assembly programs are written for 8255-1 and 8255-2.

; It is written for 8255-1

ORG 0000h

LXI SP, 0FFFFh ; FC00h-FFFFh SRAM,

MVI A, 5A71

Instruction-1

NOP

NOP

SALIH: IN SAY2

ANI 80h

JZ LABEL1

MVI A, 0AAh

OUT SAY3

IN SAY4

ANI 02h

JZ LABEL2

MVI A, 0BBh

OUT SAY5

JMP SALIH

NOP

NOP

NOP

NOP

IN NUM4

ANI 00000010

JZ ETKT2

IN NUM5

MOV B, A.

LDA OFC00h

ADD B

STA OFC00h

JMP FADIL

; It is written for 8255-2

ORG 0000h

LXI SP, 0FFFFh ; FC00h-FFFFh SRAM

MVI A, NUM1

Instruction-2

NOP

NOP

FADIL: IN NUM2

ANI 00100000

JZ ETKT1

IN NUM3

STA OFC00h

→ see back

- ⑥
- a) Consider the program part written for 8255-1 and determine the values for SAY1, SAY2, SAY3, SAY4, SAY5. Determine also Instruction-1, LABEL1 and LABEL2. For LABEL1 and LABEL2, write the label and then the instructions.
 - b) Consider the program part written for 8255-2 and determine NUM1, NUM2, NUM3, NUM4, NUM5. Determine also Instruction-2, ETKT1, ETKT2. For ETKT1 and ETKT2, write the label and then the instructions.
 - c) What is the content of RAM location, whose address is F000h, of the system on the right hand side.
 - d) What does this system do? Explain shortly.

Note! Take don't cares as zero in all problems!

①

INTRODUCTION TO MICROCOMPUTERS FINAL EXAM

SOLUTION MANUAL (Summer School - 2008)

Dr. Salih FADIL

August 21, 2008

#1) For 8251-1

a)

* It has isolated I/O decoder since $E_3 = 1$ for $\overline{IO/\overline{M}} = 1$

⑦

A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	A_9	A_8	A_7
0	0	0	0	1	1	1	0	
- -								

$0 = 0Eh \rightarrow$ Data reg. addr.
 $1 = 0Fh \rightarrow$ Control-command-status reg. addr.

Mode word

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	
1	1	0	1	1	1	1	0	$= DEh$
<u>2 stop bits</u>		<u>odd parity</u>		<u>8 data bits</u>		<u>16x</u>		

$\frac{19200}{1200} = 16$

Command word

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	
0	0	0	1	0	1	0	1	$= 15h$
reset error bits			↑	Enable receiver		↑	Enable transmitter	

From examination of the program part written for 8251-A we can write the followings

$N1 = \text{Mode word} = 0DEh$

Instruction-1 $\Rightarrow$ OUT 0Fh

$N2 = \text{Command word} = 15h$

Instruction-2 $\Rightarrow$ OUT 0Fh

For 8251-1

(2)

$TXRDY \rightarrow RST5.5$

ISR for RST5.5 should include transmit routine

$RXRDY \rightarrow RST6.5$

ISR for RST6.5 " " receive "

Vector addr. for RST5.5 $\rightarrow 002Ch \Rightarrow KIRAT\ ISR \Rightarrow trans.\ routine$

" " " RST6.5 $\rightarrow 0034h \Rightarrow ERIC\ ISR \Rightarrow receive "$

$N3 = \text{Addr. of data reg.} = 0Eh$

$N4 = \text{Addr. of status reg.} = 0Fh$

$N5 = \text{Addr. of data reg.} = 0Eh$

b) 8251-2 has memory mapped I/O decoder since $\overline{E}_2 = \overline{E}_1 = 0$ for $IO/\overline{M} = 0$.

A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	A_9	A_8	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
- 11 -															$0 = FFFEh$ $1 = FFFFh$

$FFFFh$: Addr. of Control-Command-Status reg.

$FFFEh$: Addr. of Data reg.

Mode and command words will be the same.

Mode word = DEh

Command word = $15h$

$S1 = \text{Mode word} = 0DEh$

Instruction-1 $\Rightarrow STA\ 0FFFFh$

$S2 = \text{Command word} = 15h$

Instruction-2 $\Rightarrow STA\ 0FFFFh$

Again for 8251-2

$TXRDY \rightarrow RST5.5 \rightarrow 002Ch \rightarrow ELMA\ ISR \rightarrow transmit\ routine$

$RXRDY \rightarrow RST6.5 \rightarrow 0034h \rightarrow ARMUT\ ISR \rightarrow receive\ routine$

(3)

S3 = Addr. of Status reg = 0FFFFh ✓
S4 = Addr. of Data reg = 0FFFEh ✓
S5 = Addr. of Data reg = 0FFFEh ✓

c) In ^{the} program part written for 8251-1, mask of RST5.5 (transmission) is removed first. For 8251-2, mask of RST6.5 (reception) is removed first.

In KIRAZ ISR (RST5.5), 8251-1 sends FFh to 8251-2 and removes RST6.5's mask also.

In ARMYT ISR (RST6.5), 8251-2 checks if there is any transmission's error. If there is any transmission error (FE or PE or OE) it jumps to VISNE subroutine and makes the LED connected to SOD pin on and the microprocessor enters halt mode. If there is no transmission error, it receives the data (FFh) and increments it (00h) finally stores it at memory location 7C00h. So (M)_{7C00h} = 00h. Before leaving the ISR, mask of RST5.5 is also removed.

In ISR ERIR of 8251-1, the similar things are done. So, (M)_{7C00h} = 12h. As a result

8085-1 → (M)_{7C00h} = 12h
8085-2 → (M)_{7C00h} = 00h (5)

d) If the parity error (or any type of error) occurs in reception, the systems make the LED, which are connected to SOD pins of 8085's, on and enter halt state.

e) In the program part written for 8251-1, if the instruction LXI SP, 8000h is changed with LXI SP, 0FC02h, the program crashes since interrupt structure uses stack memory, and there is no any RAM memory in the address region FC00h - FFFFh.

f) The structure of both program parts written for 8251-1 and 8251-2 are the same.

- * At the beging mode and control words are written to control and command registers.
- * After that transmission (in 8251-1) and reception (in 8251-2) are enabled by removing respective masks.
- * In the system, 8251-1 sends FFh to 8251-2, and 8251-2 receives this data, increments it (00h) and store it in RAM location of 7C00h. Similarly, 8251-2 sends 11h to 8251-1 and 8251-1 receives the data and increments it (12h) and store it in RAM location 7C00h.
- * If there is an error in reception, both system make the LED connected to SOD pin on and enter halt states.



$$16K = \frac{2^4}{2} \frac{10!}{2}$$

$$4K = \frac{2^2}{2} \frac{2!}{2}$$

$$2K \rightarrow \frac{1}{2} \frac{10!}{2}$$

$$1K \rightarrow \frac{10!}{2}$$

#2)

	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	
ROM1 16 KB	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	= 0000h
	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	= 3FFFh
ROM2 4 KB	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	= 4000h
	0	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	= 4FFFh
ROM3 2 KB	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	= 5000h
	0	1	0	1	0	1	1	1	1	1	1	1	1	1	1	1	= 57FFFh
RAM1 1 KB	0	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	= 5800h
	0	1	0	1	1	0	1	1	1	1	1	1	1	1	1	1	= 5BFFFh
RAM2 1 KB	0	1	0	1	1	1	0	0	0	0	0	0	0	0	0	0	= 5C00h
	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	= 5FFFFh

Remains the same! → they should be used to select ICs

INPUTS						OUTPUT							
Connected	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
Addr →	A ₄	A ₃	A ₂	A ₁	A ₀								
lines													
	0	0	0	0	0	0	1	1	1	1	1	1	1
	0	1	0	0	0	0	1	1	1	1	1	1	1
	0	1	1	1	1	0	1	1	1	1	1	1	1
	1	0	0	0	0	1	0	1	1	1	1	1	1
	1	0	0	0	1	1	0	1	1	1	1	1	1
	1	0	0	1	0	1	0	1	1	1	1	1	1
	1	0	0	1	1	1	0	1	1	1	1	1	1
	1	0	1	0	0	1	1	0	1	1	1	1	1
	1	0	1	0	1	1	1	0	1	1	1	1	1
	1	0	1	1	0	1	1	1	0	1	1	1	1
	1	0	1	1	1	1	1	1	0	1	1	1	1
OTHER LOCATIONS						1	1	1	1	1	1	1	1


16 locations for ROM1.

4 locations for ROM2

2 locations for ROM3

1 location for RAM1

1 location for RAM2



#3) For 8255-1

33

6

a)

* It has isolated I/O decoder since $E_3 = 1$ for $\overline{IO/\bar{M}} = 1$

A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0	
1	1	1	0	0	0	0	0	= E0h → Addr. of port-A
			0	0	0	0	1	= E1h → " " port-B
			0	0	0	1	0	= E2h → " " port-C
			0	0	0	1	1	= E3h → " " Control-reg.

Control word

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	
1	0	1	0	X	1	0	X	= A4h.
				(0)			(0)	

SA71 = Control word = 0A4h

Instruction-1 → OUT 0E3h

SA72 = Addr. of status reg. = 0E2h

SA73 = Addr. of port-A = 0E0h

SA74 = Addr. of status reg. = 0E2h

SA75 = Addr. of port-B = 0E1h.

ANI 80h ; 1000 0000

LABEL1 = SALH 0BF₃

ANI 02h ; 0000 0010

LABEL2: IN SA74

b) For 8255-2

since

* It has isolated I/O decoder ↓ $E_3 = 1$ for $\overline{IO/\bar{M}} = 1$, $A_7 = 1$.

A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0	
1	0	0	1	1	1	0	0	= 9Ch → Addr. of port-A
			1	1	1	0	1	= 9Dh → " " port-B
			1	1	1	1	0	= 9Eh → " " port-C
			1	1	1	1	1	= 9Fh → " " Control-reg.

Control word

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	
1	0	1	1	X	1	1	X	= B6h
				(0)			(0)	

NUM1 = Control word = 0B6h

Instruction-2 $\Rightarrow$ OUT 9Fh

NUM2 = Addr. of Status reg = 9Fh


ETICT1 = FADIL

NUM3 = Addr. of port-A = 9Ch

NUM4 = Addr. of status reg = 9Fh

ETICT2: IN NUM4

NUM5 = Addr. of port-B = 9Dh



c)

$$\begin{array}{r} \text{AAh} \\ + \text{BBh} \\ \hline 165\text{h} \\ \uparrow \\ \text{carry} \end{array}$$

⑧ (M) = 65h
FC00h

see the explanation given in part d.

⑨

4) 8085 system on the left sends AAh through port A and BBh through port B to the 8085 system on the right in mode-1. 8085 system on the right gets AAh through its port A and BBh through its port B and it adds them. Consequently the result is written into RAM location with FC00h address.