

(1)


INTRODUCTION TO MICROCOMPUTERS FINAL EXAM

(Summer School - 2008)

Dr. Salih FADIL

August 21, 2008

#1)



Consider the assembly program parts written for the above system.

see back

; It is written for 8251-1

ORG 0000h
AA: LXI SP, 8000h ; 7C00h-7FFFh is SRAM
MVI A, N1

Instruction - 1

MVI A, N2

Instruction - 2

NOP

NOP

ORG 002Ch

JMP KIRAZ

NOP

NOP

ORG 0034h

JMP ERIK

NOP

NOP

MVI A 01001110b

SIM

EI

LOOP: NOP

NOP

NOP

JMP LOOP

NOP

NOP

KIRAZ: MVI A, OFF

OUT N3

MVI A, 00001100b

EH

RET

NOP

NOP

ERIK: IN N4:

ANI 38h

JNZ AYVA

IN N5

ADI 01h

STA 7C00h ; ??

NOP

EI

RET

AYVA: MVI A, 1100 0000b

SIM

HLT

; It is written for 8251-2

ORG 0000h

LXI SP, 8000h ; 7C00h-7FFFh is SRAM.

MVI A, S1

Instruction-1

MVI A, S2

Instruction-2

NOP

NOP

ORG 002Ch

JMP ELMA

NOP

NOP

ORG 0034h

JMP ARMUT

NOP

NOP

MVI A, 01001101

SIM

EI

LP:

NOP

NOP

NOP

JMP LP

NOP

NOP

ARMUT: LDA S3

ANI 0011000b

ENZ VISNE

LDA S4

ADI 01h

STA 7C00h. ??

NOP

MVI A, 00001100b

SIM.

EI

RET

NOP

NOP

ELMA: MVI A, 11h

STA S5

EI

RET

VISNE: MVI A, 11000000b

SIM

HLT

a) Consider the program part written for 8251-1 and determine values for N1, N2, N3, N4, N5 and determine also Instruction-1, Instruction-2.

b) Consider the program part written for 8251-2 and determine values for S1, S2, S3, S4, S5 and determine also Instruction-1, Instruction-2

c) Determine the content of the first SRAM location in both system.

d) If a parity error occurs during the communication what happens in both system, explain shortly.

e) In the program part written for 8251-1, if the instruction labeled as AA is changed as LXI SP, 0FC02h, what happens explain?


→ see back

f) What do those programs do? Explain shortly.

(4)

#2)

Memory map



In a 8085 based microprocessor system, 22 KByte ROM, 2 KByte RAM memory is needed. Locations of memory ICs are shown in the memory map shown in the figure.


Design a memory decoder circuitry placing the memory ICs into the address ranges shown in the figure.

Use a minimum capacity PROM in your design. There is going to be no overlapping addresses in your design.

Draw the truth table of the PROM and complete decoder circuitry.

Assume that PROM has two chip select inputs, one of them is active high, the another one is active low,

#3)



Consider the system shown in the above. The following assembly programs are written for 82SS-1 and 82SS-2.

; It is written for 8255-1

ORG 0000h

LXI SP, OFFFH ; FCOOh - FFFFh SRAM,
MVI A, SAY1

Instruction-1

NOP

NOP

SALIH: IN SAY2

NOP

ANI 80h

NOP

JZ LABEL1

IN NUM4

MVI A, OAAh

ANI 00000010

OUT SAY3

JZ ETKT2

IN SAY4

IN NUM5

ANI 02h

MOV B, A

JZ LABEL2

LDA OFCOOh

MVI A, OBBh

ADD B

OUT SAY5

STA OFCOOh

JMP SALIH

JMP FADIL

NOP

NOP

; It is written for 8255-2

ORG 0000h

LXI SP, OFFFH ; FCOOh - FFFFh SRAM

MVI A, NUM1

Instruction-2

NOP

NOP

FADIL: IN NUM2

ANI 00100000

JZ ETKT1

IN NUM3

STA OFCOOh

see back

- a) Consider the program part written for 8255-1 and determine the values for S411, S412, S413, S414, S415. Determine also Instruction-1, LABEL1 and LABEL2. For LABEL1 and LABEL2, write the label and then the instruction.
- b) Consider the program part written for 8255-2 and determine NUM1, NUM2, NUM3, NUM4, NUM5. Determine also Instruction-2, ETKT1, ETKT2. For ETKT1 and ETKT2, write the label and then the instruction.
- c) What is the content of RAM locations, whose address is FCOOh, of the system on the right hand side.
- d) What does this system do? Explain shortly.

Note: Take don't care as zeros in all problems!

①

INTRODUCTION TO MICROCOMPUTERS FINAL EXAM
SOLUTION MANUAL (Summer School- 2008)

Dr. Salih FADIL

August 21, 2008

#1) For 8251-1

a)

* It has isolated I/O decoder since $E_3 = 1$ for $I/O \bar{M} = 1$

7

| $A_{15} A_{14} A_3 A_{12} A_{11} A_{10} A_9 A_8$ | |
|--|--|
| 0 0 0 0 1 1 1 | 0 = OEh → Data reg. addr. |
| - - - | 1 = OFh → Control-command-status reg. addr. |

Mode word

| $D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0$ | |
|-----------------------------------|-------|
| 1 1 0 1 1 1 1 0 | = DEh |

2 stop bits odd parity 8 data bits 16x

$$\frac{19200}{1200} = 16$$

Command word

| $D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0$ | |
|-----------------------------------|-------|
| 0 0 0 1 0 1 0 1 | = 15h |

reset error bits ↑ Enable receiver ↑ Enable transmitter.

From examination of the program part written for 8251-A we can write the followings

| | |
|---|---|
| $N1 = \text{Mode word} = \text{ODEh}$ | $\text{Instruction-2} \Rightarrow \text{OUT OFh}$ |
| $\text{Instruction-1} \Rightarrow \text{OUT OFh}$ | |
| $N2 = \text{Command word} = \text{15h}$ | |

For 82S1-1

$T \times RDY \rightarrow RSTS,5$

$R \times RDY \rightarrow RST 6,5$

ISR for RSTS,5 should include transmit routine
ISR for RST6,5 " " receive "

Vector addr. for RSTS,5 $\rightarrow 002Ch \Rightarrow$ KIRAT ISR \Rightarrow trans. routine
" " " " " RST6,5 $\rightarrow 0034h \Rightarrow$ ERILC ISR \Rightarrow receive "

N3 = Addr. of data reg. = 0EH

N4 = Addr. of status reg = OFh

N5 = Addr. of data reg = 0EH

b) 82S1-2 has memory mapped I/O decoder since $\bar{E}_2 = \bar{E}_1 = 0$ for $I/O/\bar{M} = 0$.

| A ₁₅ | A ₁₄ | A ₁₃ | A ₁₂ | A ₁₁ | A ₁₀ | A ₉ | A ₈ | A ₇ | A ₆ | A ₅ | A ₄ | A ₃ | A ₂ | A ₁ | A ₀ | |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------|
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 = FFFFh |
| - - - | | | | | | | | | | | | | | | 1 = FFFEh | |

FFFFh : Addr. of Control-Command-Status reg.
FFFEh : Addr. of Data reg.

Mode and command words will be the same.

Mode word = DEh

Command word = 15h

S1 = Mode word = 0DEh

Instruction-1 $\Rightarrow STA$ OFFFFh

S2 = Command word = 15h ✓

Instruction-2 $\Rightarrow STA$ OFFFFh ✓

Again for 82S1-2

$T \times RDY \rightarrow RSTS,5 \rightarrow 002Ch \rightarrow$ ELMA ISR \rightarrow transmit routine

$R \times RDY \rightarrow RST6,5 \rightarrow 0034h \rightarrow$ ARMLT ISR \rightarrow receive routine.

(3)

- S3 = Addr. of Status reg = OFFFH ✓
S4 = Addr. of Data reg = OFFEH ✓
S5 = Addr. of Data reg = OFFEH ✓

c) In the program part written for 82S1-1, mask of RST5.5 (transmission) is removed first. For 82S1-2, mask of RST6.5 (reception) is removed first.

In KILAZ ISR (RST5.5), 82S1-1 sends FFh to 82S1-2 and removes RST6.5's mask also.

In ARWHT ISR (RST6.5), 82S1-2 checks if there is any transmission error. If there is any transmission error (FE or PE or DE) it jumps to VISNE subroutine and makes the LED connected to SOD pin on and the microprocessor enters halt mode. If there is no transmission error, it receives the data (FFh) and increment it (00h) finally stores it at memory location 7COOH. So $(M) = 00h$. Before leaving the ISR, mask of RST5.5 is also removed.

In ISR E121K of 82S1-1, the similar things are done. So, $(M)_{7COOH} = 12h$. As a result $8085-1 \rightarrow (M)_{7COOH} = 12h$ $8085-2 \rightarrow (M)_{7COOH} = 00h$

(5)

d) If the parity error (or any type of error) occurs in reception, the systems make the LED, which are connected to SOD pins of 8085's, on and enter halt state.

e) In the program part written for 82S1-1, if the instruction LXI SP, 8000h is changed with LXI SP, OFC02h, the program crashes since interrupt structure uses stack memory, and there is no any RAM memory in the address region FC00h - FFFFh.

(1)

f) The structure of both program parts written for 8251-1 and 8251-2 are the same.

- * At the begining mode and control words are written to control and command registers.
- * After that transmission (in 8251-1) and reception (in 8251-2) are enabled by removing respective masks.
- * In the system, 8251-1 sends FFh to 8251-2, and 8251-2 receives this data, increments it (00h) and store it in RAM location of 7C00h Similarly, 8251-2 sends 11h to 8251-1 and 8251-1 receives the data and increments it (12h) and store it in RAM location 7C00h
- * If there is an error in reception, the LED connected to S0D pin on and enter halt states.



$$16 \text{ K} = \frac{4}{2} \frac{10}{2} \quad 2 \text{ K} \rightarrow \frac{1}{2} \frac{10}{2}$$

$$4 \text{ K} = \frac{2}{2} \frac{10}{2} \quad 1 \text{ K} \rightarrow \frac{1}{2} \frac{10}{2}$$

#2)

| | A ₁₅ | A ₁₄ | A ₁₃ | A ₁₂ | A ₁₁ | A ₁₀ | A ₉ | A ₈ | A ₇ | A ₆ | A ₅ | A ₄ | A ₃ | A ₂ | A ₁ | A ₀ | |
|-------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|---------|
| ROM1 | { | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | } |
| 16 KB | { | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | = 0000h |
| ROM2 | { | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | = 3FFFh |
| 4 KB | { | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | = 4000h |
| ROM3 | { | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | = 4FFFh |
| 2 KB | { | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | = 5000h |
| RAM1 | { | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | = 5800h |
| 1 KB | { | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | = 5BFFh |
| RAM2 | { | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | = 5C00h |
| 1 KB | { | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | = 5FFFh |

Remainder
the same! \rightarrow they should be used to select ICs

INPUTS

Connected
Addr $\rightarrow A_{14} A_{13} A_{12} A_{11} A_{10}$
lines

OUTPUT

| A_4 | A_3 | A_2 | A_1 | A_0 | D_7 | D_6 | D_5 | D_4 | D_3 | D_2 | D_1 | D_0 |
|-----------------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| : | | | | | : | : | : | | : | : | | |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| OTHER LOCATIONS | | | | | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| | | | | | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |


16 locations
for ROM1.

4 locations
for ROM2

2 locations
for ROM3

1 location for
RAM1

1 location for
RAM2



#3) For 8255-1

33

a)

- * It has isolated I/O decoder since $E_3 = 1$ for $I_0(\bar{W}) = 1$

| <u>A₇ A₆ A₅ A₄ A₃ A₂</u> | <u>A₁ A₀</u> |
|--|------------------------------------|
| 1 1 1 0 0 0 | 0 0 = E0h → Addr. of port-A |
| " | 0 1 = E1h → " " port-B |
| | 1 0 = E2h → " " port-C |
| | 1 1 = E3h → " " control-reg. |

Control word

| <u>D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀</u> |
|--|
| 1 0 1 0 X 1 0 X = A4h. (0) (0) (X) |

$$SA41 = \text{Control word} = OA4h$$

Instruction = OUT OE3h

$$SA42 = \text{Addr. of status reg.} = OE2h$$

$$SA43 = \text{Addr. of port-A} = OEOh$$

$$SA44 = \text{Addr. of status reg} = OE2h$$

$$SA45 = \text{Addr. of port-B} = OE1h.$$

$\overline{OBF_A}$
↓

ANI 80h ; 1000 0000

LABEL1 = SALTH. $\overline{OBF_B}$
↓

ANI 02h ; 0000 0010

LABEL2 : IN SA44

b) For 8255-2

- * It has isolated I/O decoder since $E_3 = 1$ for $I_0(\bar{W}) = 1$, $A_7 = 1$.

| <u>A₇ A₆ A₅ A₄ A₃ A₂</u> | <u>A₁ A₀</u> |
|--|------------------------------------|
| 1 0 0 1 1 1 | 0 0 = 9Ch → Addr. of port-A |
| - - - | 0 1 = 9Dh → " " port-B |
| | 1 0 = 9Eh → " " port-C |
| | 1 1 = 9Fh → " " control-reg. |

Control word

| <u>D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀</u> |
|--|
| 1 0 1 1 X 1 1 X = B6h (0) (0) (X) |

(7)

NUM1 = Control word = 0B6h

Instruction-2 \Rightarrow , OUT 9Fh

NUM2 = Addr. of Status reg = 9Eh

ET1LT1 = FAD1L

NUM3 = Addr. of port-A = 9Ch

NUM4 = Addr. of status reg = 9Eh

ET1LT2 : IN NUM4

NUM5 = Addr. of port-B = 9Dh

IBFA \rightarrow AN1 00100 0000

(8)

IBFB \rightarrow AN1 0000 0010

c)
$$\begin{array}{r} \text{AAh} \\ + \text{BBh} \\ \hline \text{165h} \end{array}$$
 (8) $(M)_{FC00h} = 65h$ see the explanation given in part d.
 ↑
 carry.

- d) 8085 system on the left sends AAh through port A and BBh through port B to the 8085 system on the right in mode-1. 8085 system on the right gets AAh through its port A and BBh through its port B and it adds them. Consequently the result is written into RAM location with FC00h address.