

INTRODUCTION TO MICROCOMPUTERS FIRST EXAM

Dr. Salih FADIL

November 03 2010


- #1) In a 8085 microprocessor based system 23 KByte ROM, 1 KByte RAM memory is needed. Location of the memory ICs is shown in the figure. Design a memory decoder circuitry placing the memory ICs into the address ranges shown in the figure. Use only one '138 (3-to-8 decoder) and logic gates if necessary. There will be no overlapping addresses in your design.

ROM1 (16 KByte)	0000h
ROM2 (4 KByte)	
ROM3 (2 KByte)	
ROM4 (1 KByte)	
RAM1 (1 KByte)	
	FFFFh

- #2) Realize the same decoder circuitry by using a PROM that has the minimum capacity. Show the programming of the PROM as a truth table. Draw also the circuitry of the decoder. Assume that the PROM has two enable inputs where one of them is active high, and the other one is active low.

- #3) Consider the I/O decoder circuitry shown in following figure.

- What type I/O decoder circuit is it? Why?
- Determine the selection addresses/address ranges of each I/O element. Under what condition are they selected?



GOOD LUCK 😊

INTRODUCTION TO MICROCOMPUTERS FINAL EXAM


SOLUTION MANUAL

November 03, 2010

Dr. Salih FADIL

#1)


A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	= 0000h
0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	= 3FFFh
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	= 4000h
0	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	= 4FFFh
0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	= 5000h
0	1	0	1	0	1	1	1	1	1	1	1	1	1	1	1	= 57FFh
0	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	= 5800h
0	1	0	1	1	0	1	1	1	1	1	1	1	1	1	1	= 5BFFh
0	1	0	1	1	1	0	0	0	0	0	0	0	0	0	0	= 5C00h
0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	= 5FFFh



#2) Minimum capacity for PROM = $2^5 = 32$ Byte

Programming of the PDM

INPUTS					OUTPUTS								
A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	
0	0	0	0	0	1	1	1	1	1	1	1	0	} for ROM1 16 bytes
0	0	0	0	1									
					- the same -								
0	1	1	1	1									} for ROM2 4 bytes
1	0	0	0	0	1	1	1	1	1	0	1		
1	0	0	0	1									
1	0	0	1	0									
1	0	0	1	1									
1	0	1	0	0	1	1	1	1	0	1	1	1	} for ROM3 2 bytes
1	0	1	0	1	1	1	1	1	0	1	1	1	
1	0	1	1	0	1	1	1	1	0	1	1	1	} for ROM4, 1 byte
1	0	1	1	1	1	1	1	0	1	1	1	1	
the other locations					1	1	1	1	1	1	1	1	} for ROM1, 1 byte 8 bytes



#3)

(3)

a) It is an isolated I/O decoder since $E_3 = 1$
for $IO/\overline{M} = 1$.

b)

A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0	Hex Addr	Selected I/O device #
A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	A_9	A_8		
0	0	0	0	1	0	1	0	0Ah	0
0	0	1		-11-				2Ah	1
0	1	0		-11-				4Ah	2
0	1	1		-11-				6Ah	3
1	0	0		-11-				8Ah	4
1	0	1		-11-				Ah	5
1	1	0		-11-				CAh	6
1	1	1		-11-				EAh	7

They are selected when $\overline{WR} = 0$, therefore they are selected when data is read from those I/O devices.