Logic and Computer Design Fundamentals

Chapter 4 – Combinational Functions and Circuits

Charles Kime & Thomas Kaminski

© 2004 Pearson Education, Inc. <u>Terms of Use</u> (Hyperlinks are active in View Show mode)

Overview

- Functions and functional blocks
- Rudimentary logic functions
- Decoding
- Encoding
- Selecting
- Implementing Combinational Functions Using:
 - Decoders and OR gates
 - Multiplexers (and inverter)
 - ROMs
 - PLAs
 - PALs

Lookup Tables

Ingle and Computer Bealgn Fundamentals

PowerPoint® Stites

2 2004 Pearsun Education, Inc.

Functions and Functional Blocks

- The functions considered are those found to be very useful in design
- Corresponding to each of the functions is a combinational circuit implementation called a *functional block*.
- In the past, many functional blocks were implemented as SSI, MSI, and LSI circuits.
- Today, they are often simply parts within a VLSI circuits.

Logic and Computer Design Fundamentals PowerPoint[®] Stites © 2004 Poersun Education, Inc.

Chapter 4 3

Rudimentary Logic Functions

- Functions of a single variable X
- **TABLE 4-1** • Can be used on the Functions of One Variable inputs to functional F=0 $F=XF=\overline{X}F=1$ Х blocks to implement other than the block's 0 0 0 1 1 intended function 0 1 0 1 1 V_{CC} or V_{DD} —— F = 1 -F = 1 X - $-\mathbf{F} = \mathbf{X}$ 1 -----(c) 0 _____ -F = 0-F = 0 $\nabla - F = \overline{X}$ X -(b) (d)

Logic and Computer Design Fundamentals (a) PowerPoint® Stituss © 2004 Pearson Education, Inc.

Multiple-bit Rudimentary Functions



Enabling Function

- *Enabling* permits an input signal to pass through to an output
- Disabling blocks an input signal from passing through to an output, replacing it with a fixed value
- The value on the output when it is disable can be Hi-Z (as for three-state buffers and transmission gates) 0 or 1 X



Decoding

- Decoding the conversion of an *n*-bit input code to an *m*-bit output code with n ≤ m ≤ 2ⁿ such that each valid code word produces a unique output code
- Circuits that perform decoding are called decoders
- Here, functional blocks for decoding are
 - called *n*-to-*m* line decoders, where $m \leq 2^n$, and
 - generate 2ⁿ (or fewer) minterms for the *n* input variables

Logic and Computer Design Fundament PowerPoint[®] Slides © 2004 Poerson Education, Inc.

Chapter 4 7

Decoder Examples



Decoder Expansion

- General procedure given in book for any decoder with *n* inputs and 2ⁿ outputs.
- This procedure builds a decoder backward from the outputs.
- The output AND gates are driven by two decoders with their numbers of inputs either equal or differing by 1.
- These decoders are then designed using the same procedure until 2-to-1-line decoders are reached.
- The procedure can be modified to apply to decoders with the number of outputs ≠ 2ⁿ

Logic and Computer Design Fundamentals PowerPoint[®] Stitles © 2004 Poerson Education, Inc.

Chapter 4 9

Decoder Expansion - Example 1

3-to-8-line decoder

- Number of output ANDs = 8
- Number of inputs to decoders driving output ANDs = 3
- Closest possible split to equal
 - 2-to-4-line decoder
 - 1-to-2-line decoder
- 2-to-4-line decoder
 - Number of output ANDs = 4
 - Number of inputs to decoders driving output ANDs = 2
 - Closest possible split to equal
 - Two 1-to-2-line decoders

See next slide for result

Logic and Computer Design Fundamentals PowerPoint[®] Sides © 2004 Poerson Education, Inc.



Decoder Expansion - Example 1

Decoder Expansion - Example 2

7-to-128-line decoder

- Number of output ANDs = 128
- Number of inputs to decoders driving output ANDs = 7
- Closest possible split to equal
 - 4-to-16-line decoder
 - 3-to-8-line decoder
- 4-to-16-line decoder
 - Number of output ANDs = 16
 - Number of inputs to decoders driving output ANDs = 2
 - Closest possible split to equal
 - 2 2-to-4-line decoders

Complete using known 3-8 and 2-to-4 line decoders
 decoders
 decoders

PowerPoint[®] Slides © 2004 Poerson Education, Inc.

Decoder with Enable

- In general, attach *m*-enabling circuits to the outputs
- See truth table below for function
 - Note use of X's to denote both 0 and 1
 - Combination containing two X's represent four binary combinations
- Alternatively, can be viewed as distributing value of signal EN-EN to 1 of 4 outputs
- In this case, called a demultiplexer

x x

0 1

1 0

1 1

0 0 0 0

1

0

0

0

(a)

0



Encoding

2004 Pearson Education, Inc.

- Encoding the opposite of decoding the conversion of an *m*-bit input code to a *n*-bit output code with $n \leq n$ $m \leq 2^n$ such that each valid code word produces a unique output code
- Circuits that perform encoding are called *encoders*
- An encoder has 2ⁿ (or fewer) input lines and n output lines which generate the binary code corresponding to the input values
- Typically, an encoder converts a code containing exactly one bit that is 1 to a binary code corresponding to the position in which the 1 appears.

Encoder Example

A decimal-to-BCD encoder
Inputs: 10 bits corresponding to decimal digits 0 through 9, (D₀, ..., D₉)
Outputs: 4 bits with BCD codes
Function: If input bit D_i is a 1, then the output (A₃, A₂, A₁, A₀) is the BCD code for i,
The truth table could be formed, but alternatively, the equations for each of the four outputs can be obtained directly.

Logis and Computer Dealgn Fundamentals PowerPoint[®] Stides © 2004 Poerson Education, Inc.

Chapter 4 15

Encoder Example (continued)

 Input D_i is a term in equation A_j if bit A_j is 1 in the binary value for i.

Equations:

- $\begin{aligned} \mathbf{A}_3 &= \mathbf{D}_8 + \mathbf{D}_9 \\ \mathbf{A}_2 &= \mathbf{D}_4 + \mathbf{D}_5 + \mathbf{D}_6 + \mathbf{D}_7 \\ \mathbf{A}_1 &= \mathbf{D}_2 + \mathbf{D}_3 + \mathbf{D}_6 + \mathbf{D}_7 \\ \mathbf{A}_0 &= \mathbf{D}_1 + \mathbf{D}_3 + \mathbf{D}_5 + \mathbf{D}_7 + \mathbf{D}_9 \end{aligned}$
- F₁ = D₆ + D₇ can be extracted from A₂ and A₁ Is there any cost saving?

Logic and Computer Dealgn Fundamentals PowerPoint[®] Slides © 2004 Poerson Education, Inc.

Priority Encoder

- If more than one input value is 1, then the encoder just designed does not work.
- One encoder that can accept all possible combinations of input values and produce a meaningful result is a *priority encoder*.
- Among the 1s that appear, it selects the most significant input position (or the least significant input position) containing a 1 and responds with the corresponding binary code for that position.

Logic and Computer Design Fundamental PowerPoint[®] Stitles © 2004 Poerson Education, Inc.

Chapter 4 17

Priority Encoder Example

 Priority encoder with 5 inputs (D₄, D₃, D₂, D₁, D₀) - highest priority to most significant 1 present - Code outputs A2, A1, A0 and V where V indicates at least one 1 present.

No. of Min- terms/Row	Inputs					Outputs			
	D4	D3	D2	D1	DO	A2	A1	A0	V
1	0	0	0	0	0	X	X	Χ	0
1	0	0	0	0	1	0	0	0	1
2	0	0	0	1	X	0	0	1	1
4	0	0	1	X	X	0	1	0	1
8	0	1	X	X	X	0	1	1	1
16	1	X	X	X	Χ	1	0	0	1

 Xs in input part of table represent 0 or 1; thus table entries correspond to product terms instead of minterms. The column on the left shows that all 32 minterms are present in the product terms in the table

Priority Encoder Example (continued)

 Could use a K-map to get equations, but can be read directly from table and manually optimized if careful:

$$\begin{aligned} \mathbf{A}_2 &= \mathbf{D}_4 \\ \mathbf{A}_1 &= \overline{\mathbf{D}}_4 \mathbf{D}_3 + \overline{\mathbf{D}}_4 \overline{\mathbf{D}}_3 \mathbf{D}_2 = \overline{\mathbf{D}}_4 \mathbf{F}_1, \ \mathbf{F}_1 &= (\mathbf{D}_3 + \mathbf{D}_2) \\ \mathbf{A}_0 &= \overline{\mathbf{D}}_4 \mathbf{D}_3 + \overline{\mathbf{D}}_4 \overline{\mathbf{D}}_3 \overline{\mathbf{D}}_2 \mathbf{D}_1 = \overline{\mathbf{D}}_4 (\mathbf{D}_3 + \overline{\mathbf{D}}_2 \mathbf{D}1) \\ \mathbf{V} &= \mathbf{D}_4 + \mathbf{F}_1 + \mathbf{D}_1 + \mathbf{D}_0 \end{aligned}$$

Logic and Computer Design Fundamentals PowerPoint[®] Slides © 2004 Poerson Education, Inc.

Chapter 4 19

Selecting

- Selecting of data or information is a critical function in digital systems and computers
- Circuits that perform selecting have:
 - A set of information inputs from which the selection is made
 - A single output
 - A set of control lines for making the selection
- Logic circuits that perform selecting are called multiplexers
- Selecting can also be done by three-state logic or transmission gates

Logic and Computer Design Fundamentals PowerPoint[®] States © 2004 Poerson Education, Inc.

Multiplexers

- A multiplexer selects information from an input line and directs the information to an output line
- A typical multiplexer has n control inputs (S_{n-1}, ... S₀) called *selection inputs*, 2ⁿ information inputs (I_{2ⁿ-1}, ... I₀), and one output Y
- A multiplexer can be designed to have m information inputs with m < 2ⁿ as well as n selection inputs

Logic and Computer Denign Fundamentals PowerPoint[®] Stides © 2004 Pearson Education, Inc.

Chapter 4 21

2-to-1-Line Multiplexer

- Since 2 = 2¹, n = 1
- The single selection variable S has two values:
 - S = 0 selects input I_0
 - S = 1 selects input I_1
- The equation:



2-to-1-Line Multiplexer (continued)

- Note the regions of the multiplexer circuit shown:
 - 1-to-2-line Decoder
 - 2 Enabling circuits
 - 2-input OR gate
- To obtain a basis for multiplexer expansion, we combine the Enabling circuits and OR gate into a 2 × 2 AND-OR circuit:
 - 1-to-2-line decoder
 - 2×2 AND-OR
- In general, for an 2^{*n*}-to-1-line multiplexer:
 - *n*-to-2^{*n*}-line decoder
 - $2^n \times 2$ AND-OR

Logic and Computer Denign Fundamentals PowerPoint⁰¹ Stides © 2004 Poerson Education, Inc.

Chapter 4 23

Example: 4-to-1-line Multiplexer

2-to-2²-line decoder

• $2^2 \times 2$ AND-OR



Multiplexer Width Expansion



Other Selection Implementations

Three-state logic in place of AND-OR



Other Selection Implementations



Combinational Function Implementation

- Alternative implementation techniques:
 - Decoders and OR gates
 - Multiplexers (and inverter)
 - ROMs
 - PLAs
 - PALs
 - Lookup Tables
- Can be referred to as structured implementation methods since a specific underlying structure is assumed in each case

Decoder and OR Gates

- Implement *m* functions of *n* variables with:
 - Sum-of-minterms expressions
 - One *n*-to-2^{*n*}-line decoder
 - m OR gates, one for each output
- Approach 1:
 - Find the truth table for the functions
 - Make a connection to the corresponding OR from the corresponding decoder output wherever a 1 appears in the truth table
- Approach 2
 - Find the minterms for each output function

Lugic and CompORtheeminterms together PowerPaint® Studies © 2004 Peerson Education, Inc.

Chapter 4 29

Decoder and OR Gates Example



Multiplexer Approach 1

- Implement *m* functions of *n* variables with:
 - Sum-of-minterms expressions
 - An *m*-wide 2^{*n*}-to-1-line multiplexer
- Design:
 - Find the truth table for the functions.
 - In the order they appear in the truth table:
 - Apply the function input variables to the multiplexer inputs S_{n-1}, \ldots, S_0
 - Label the outputs of the multiplexer with the output variables
 - Value-fix the information inputs to the multiplexer using the values from the truth table (for don't cares, apply either 0 or 1)

Logic and Computer Design Fundamer PowerPoint[®] Stites © 2004 Peerson Education, Inc.

Chapter 4 31

Example: Gray to Binary Code

- Design a circuit to convert a 3-bit Gray code to a binary code
- The formulation gives the truth table on the right
- It is obvious from this table that X = C and the Y and Z are more complex

Gray	Binary
100	000
110	010
010	011
011	100
111	101
101	110
001	111

Gray to Binary (continued)

- Rearrange the table so that the input combinations are in counting order
- Functions y and z can be implemented using a dual 8-to-1-line multiplexer by:

Gray	Binary
A B C	хуz
$0 \ 0 \ 0$	000
001	111
010	011
011	100
100	001
101	110
110	010
111	101

- connecting A, B, and C to the multiplexer select inputs
- placing y and z on the two multiplexer outputs

connecting their respective truth table values to the inputs

PowerPoint[®] Slidss © 2004 Poerson Education, Inc.

Chapter 4 33

Gray to Binary (continued)



• Note that the multiplexer with fixed inputs is identical to a ROM with 3-bit addresses and 2-bit data!

Logic and Computer Design Fundamentals PowerPoint[®] Stides © 2004 Poerson Education, Inc.

Multiplexer Approach 2

- Implement any *m* functions of *n* + 1 variables by using:
 - An m-wide 2ⁿ-to-1-line multiplexer
 - A single inverter
- Design:
 - Find the truth table for the functions.
 - Based on the values of the first *n* variables, separate the truth table rows into pairs
 - For each pair and output, define a rudimentary function of the final variable $(0,\,1,\,X,\,\overline{X})$
 - Using the first *n* variables as the index, value-fix the information inputs to the multiplexer with the corresponding rudimentary functions
 - Use the inverter to generate the rudimentary function $\overline{\mathbf{X}}$

Logic and Computer Design Fundamentals PowerPoint[®] Stitles © 2004 Poerson Education, Inc.

Chapter 4 35

Example: Gray to Binary Code

- Design a circuit to convert a 3-bit Gray code to a binary code
- The formulation gives the truth table on the right
- It is obvious from this table that X = C and the Y and Z are more complex

	r
Gray	Binary
A B C	x y z
000	000
100	001
110	010
010	011
011	100
111	101
101	110
001	111

Logic and Computer Design Fundamentals PowerPoint[®] Stides © 2004 Pearson Education, Inc.

Gray to Binary (continued)

Rearrange the table so that the input combinations are in counting order, pair rows, and find rudimentary functions

Gray A B C	Binary x y z	Rudimentary Functions of C for y	Rudimentary Functions of C for z	
000	0 0 0 1 1 1	$\mathbf{F} = \mathbf{C}$	$\mathbf{F} = \mathbf{C}$	
010 011	011 100	$\mathbf{F} = \overline{\mathbf{C}}$	$\mathbf{F} = \overline{\mathbf{C}}$	
100 101	001	$\mathbf{F} = \mathbf{C}$	$\mathbf{F} = \overline{\mathbf{C}}$	
110 111	0 1 0 1 0 1	$\mathbf{F} = \overline{\mathbf{C}}$	F = C	

Logic and Computer Design Fundaments PowerPoint[®] Slidss © 2004 Poerson Education, Inc.

Chapter 4 37

Gray to Binary (continued)

Assign the variables and functions to the multiplexer inputs:



- Note that this approach (Approach 2) reduces the cost by almost half compared to Approach 1.
- This result is no longer ROM-like
- Extending, a function of more than *n* variables is decomposed into several <u>sub-functions</u> defined on a subset of the variables. The multiplexer then selects among these sub-functions.

Read Only Memory

- Functions are implemented by storing the truth table
- Other representations such as equations more convenient
- Generation of programming information from equations usually done by software
- Text Example 4-10 Issue
 - Two outputs are generated <u>outside of</u> the ROM
 - In the implementation of the system, these two functions are "hardwired" and even if the ROM is reprogrammable or removable, cannot be corrected or updated

Logic and Computer Dealon Fundament PowerPoint[®] Stides © 2004 Poerson Education, Inc.

Chapter 4 39

Programmable Array Logic

- There is no sharing of AND gates as in the ROM and PLA
- Design requires fitting functions within the limited number of ANDs per OR gate
- Single function optimization is the first step to fitting
- Otherwise, if the number of terms in a function is greater than the number of ANDs per OR gate, then factoring is

necessary Logic and Computer Dealon Fundamental PowerPoint® Silitas © 2004 Poersun Education, Inc.

Programmable Array Logic Example

• Equations: $F1 = A\overline{B}\overline{C} + \overline{A}B\overline{C} + \overline{A}\overline{B}C + ABC$ F2 = AB + BC + AC

• F1 must be			Α	ND Inp	outs		
factored	Product term	A	в	С	D	w	Outputs
since four	1	0	0	1	_	_	$W = \overline{A}\overline{B}C$
terms	2 3	1	1	1	_	_	+ ABC
Factor out	4 5	1 0	0 1	0 0	_	_	F1 = X = ABC
last two	6	_	_	_	_	1	+ ABC + W
terms as W	7 8	1	1 1	1	_	_	F2 = Y $= AB + BC + AC$
	9 10	- -	_	- -	_	_	
Louis and Provider Davies Sectors	11 12	_	_	_	_	_	
PownrPoint ¹⁰ Sildes © 2004 Poarson Education, Inc.							Chapter 4

Programmable Array Logic Example



Chapter 4 42

41

Programmable Logic Array

- The set of functions to be implemented must fit the available number of product terms
- The number of literals per term is less important in fitting
- The best approach to fitting is multiple-output, twolevel optimization (which has not been discussed)
- Since output inversion is available, terms can implement either a function or its complement
- For small circuits, K-maps can be used to visualize product term sharing and use of complements
- For larger circuits, software is used to do the optimization including use of complemented functions

Logic and Computer Design Fundamentals PowerPoint[®] Slides © 2004 Poerson Education, Inc.

Chapter 4 43

44

Programmable Logic Array Example

K mon	BC	-	В	, BC			E	3
- K-map	A 00	01	11 10	A	00	01	11	10
specification	٥	1	0 1] 0	0	0		0
How can this	ŗŮ	_		ſ	-			
be implemented 4	A 1 1	0	0 0	ΑΙ	0	1	1	1
with four terms?		С					С	
 Complete the programming tal 	$\overrightarrow{F_1} = \overrightarrow{F_1} =$	$\overline{ABC} = AB + AB$	$\overline{A} B \overline{C} + A$ AC + BC +	$\overrightarrow{A}\overrightarrow{B}\overrightarrow{C}$ $\overrightarrow{A}\overrightarrow{B}\overrightarrow{C}$	$\frac{F_2}{F_2} =$	$\frac{AB}{AC}$ +	$\frac{AC}{AB}$ +	$\frac{BC}{BC}$
			PLA p	orogram	ming	table		
					Out	puts		
			Product term	Inputs A B (() C F ₁	(T) F ₂		
		AB	1	1 1 -	-	1		
		AC	2	1 - 1	l	1		
		BC	3	- 1 1	l	1		
Ligit and Computer Design Fundamentals PowerPoint [®] Slites © 2004 Person Education Loc			4			-	Ch	apter 4

Programmable Logic Array Example



Lookup Tables

- Lookup tables are used for implementing logic in Field-Programmable Gate Arrays (FPGAs) and Complex Logic Devices (CPLDs)
- Lookup tables are typically small, often with four inputs, one output, and 16 entries
- Since lookup tables store truth tables, it is possible to implement any 4-input function
- Thus, the design problem is how to optimally decompose a set of given functions into a set of 4-input two- level functions.

We will illustrate this by a manual attempt

Logic and Computer Design Fundamentals PowerPoint[®] Sitiss © 2004 Poerson Education, Inc.

Lookup Table Example

- Equations to be implemented:
 F₁(A,B,C,D,E) = A D E + B D E + C D E
 F₂(A,B,D,E,F) = A E D + B D E + F D E
- Extract 4-input function:
 F₃(A,B,D,E) = A D E + B D E
 F₁(C,D,E,F₃) = F₃ + C D E
 F₂(D,E,F,F₃) = F₃ + F D E
- The cost of the solution is 3 lookup tables

Logic and Computer Design Fundamentals PowerPoint[®] Stitles © 2004 Poerson Education, Inc.

Chapter 4 47

Terms of Use

- © 2004 by Pearson Education, Inc. All rights reserved.
- The following terms of use apply in addition to the standard Pearson Education <u>Legal Notice</u>.
- Permission is given to incorporate these materials into classroom presentations and handouts only to instructors adopting Logic and Computer Design Fundamentals as the course text.
- Permission is granted to the instructors adopting the book to post these materials on a protected website or protected ftp site in original or modified form. All other website or ftp postings, including those offering the materials for a fee, are prohibited.
- You may not remove or in any way alter this Terms of Use notice or any trademark, copyright, or other proprietary notice, including the copyright watermark on each slide.
- Return to Title Page