#### **Logic and Computer Design Fundamentals**

# **Chapter 5 – Arithmetic Functions and Circuits**

#### Charles Kime & Thomas Kaminski

© 2004 Pearson Education, Inc.

Terms of Use

(Hyperlinks are active in View Show mode)

#### Overview

- Iterative combinational circuits
- Binary adders
  - Half and full adders
  - Ripple carry and carry lookahead adders
- Binary subtraction
- Binary adder-subtractors
  - Signed binary numbers
  - Signed binary addition and subtraction
  - Overflow
- Binary multiplication
- Other arithmetic functions
  - Design by contraction


#### **Iterative Combinational Circuits**

- Arithmetic functions
  - Operate on binary vectors
  - Use the same subfunction in each bit position
- Can design functional block for subfunction and repeat to obtain functional block for overall function
- Cell subfunction block
- Iterative array a array of interconnected cells
- An iterative array can be in a <u>single</u> dimension (1D) or multiple dimensions

Logic and Computer Design Fundamentals PowerPoint<sup>®</sup> Stides © 2004 Pearson Education, Inc.

Chapter 5 3

#### **Block Diagram of a 1D Iterative Array**



- Example: n = 32
  - Number of inputs = ?
  - Truth table rows = ?
  - Equations with up to? input variables
  - Equations with huge number of terms
  - Design impractical!
- Iterative array takes advantage of the regularity to make design feasible

Logic and Computer Design Fundaments PowerPoint<sup>®</sup> Stitles © 2004 Poerson Education, Inc.

#### **Functional Blocks: Addition**

- Binary addition used frequently
- Addition Development:
  - Half-Adder (HA), a 2-input bit-wise addition functional block,
  - Full-Adder (FA), a 3-input bit-wise addition functional block,
  - Ripple Carry Adder, an iterative array to perform binary addition, and
  - Carry-Look-Ahead Adder (CLA), a hierarchical structure to improve performance.

Logic and Computer Design Fundamental PowerPoint® Stides © 2004 Pearant Education, Inc.

Chapter 5 5

#### **Functional Block: Half-Adder**

 A 2-input, 1-bit width binary adder that performs the following computations:

- A half adder adds two bits to produce a two-bit sum
- The sum is expressed as a <u>sum bit</u>, S and a <u>carry bit</u>, C
- The half adder can be specified as a truth table for S and C ⇒

X	Y	C	$\mathbf{S}$
0	0	0	0
0 0 1	1	0	1
1	0 1 0 1	0	1
1	1	1	0

#### Logic Simplification: Half-Adder

- The K-Map for S, C is:
- This is a pretty trivial map! By inspection:

S	ΙY	
	0	1,
X	12	3

С		Υ
	0	1
X	2	13

$$S = X \cdot \overline{Y} + \overline{X} \cdot Y = X \oplus Y$$
$$S = (X + Y) \cdot \overline{(X + Y)}$$

and

$$C = X \cdot Y$$

$$C = \overline{(\overline{(X \cdot Y)})}$$

These equations lead to several implementations.

Logic and Computer Design Fundamentals PowerPoint<sup>®</sup> Stitles © 2004 Pearson Education, Inc.

Chapter 5 7

#### **Five Implementations: Half-Adder**

We can derive following sets of equations for a halfadder:

(a) 
$$S = X \cdot \overline{Y} + \overline{X} \cdot Y$$
  
 $C = X \cdot Y$   
(d)  $S = (X + Y) \cdot \overline{C}$   
 $C = (X + Y)$ 

$$(\mathbf{d}) \underline{\mathbf{S}} = (\underline{\mathbf{X}} + \underline{\mathbf{Y}}) \cdot \overline{\mathbf{C}}$$

(b) 
$$S = (X + Y) \cdot (\overline{X} + \overline{Y})$$
 (e)  $S = X \oplus Y$   
 $C = X \cdot Y$   $C = X \cdot Y$ 

(e) 
$$S = X \oplus Y$$


(c) 
$$S = \overline{(C + \overline{X} \cdot \overline{Y})}$$
  
 $C = X \cdot Y$ 

- (a), (b), and (e) are SOP, POS, and XOR implementations for S.
- In (c), the C function is used as a term in the AND-NOR implementation of S, and in (d), the C function is used in a POS term for S.

## **Implementations: Half-Adder**


The most common half adder implementation is:

$$S = X \oplus Y$$
$$C = X \cdot Y$$



A NAND only implementation is:

$$\mathbf{S} = (\underline{\mathbf{X} + \mathbf{Y}}) \cdot \mathbf{C}$$
$$\mathbf{C} = (\overline{(\mathbf{X} \cdot \mathbf{Y})})$$



Logic and Computer Dealgn Fundaments PowerPoint<sup>®</sup> Stides
© 2004 Pearson Education, Inc.

Chapter 5 9

#### **Functional Block: Full-Adder**

- A full adder is similar to a half adder, but includes a carry-in bit from lower stages. Like the half-adder, it computes a sum bit, S and a carry bit, C.
  - For a carry-in (Z) of 0, it is the same as the half-adder:

${f Z}$	0	0	0	0
X	0	0	1	1
<u>+ Y</u>	+ 0	+ 1	+ 0	+ 1
C S	00			

For a carry- in (Z) of 1:

$\mathbf{Z}$	1	1	1	1
$\mathbf{X}$	0	0	1	1
<u>+ Y</u>	+ 0	+ 1	+ 0	+ 1
$\mathbf{C} \mathbf{S}$	01	10	10	11


## **Logic Optimization: Full-Adder**

Full-Adder Truth Table:

X	Y	Z	C	S
0	0	0	0	0
0	0	ľ	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Full-Adder K-Map:

S			<b>'</b>	Y
	0	1,	3	1 2
X	1 4	5	1,	6
		7	7	



Logic and Computer Design Fundamentals PowerPoint® Stitles © 2004 Pearson Education, Inc.

Chapter 5 11

#### **Equations: Full-Adder**

• From the K-Map, we get:

$$S = XYZ + XYZ + XYZ + XYZ$$

$$C = XY + XZ + YZ$$

• The S function is the three-bit XOR function (Odd Function):

$$S = X \oplus Y \oplus Z$$

The Carry bit C is 1 if both X and Y are 1 (the sum is 2), or if the sum is 1 and a carry-in (Z) occurs. Thus C can be re-written as:

$$\mathbf{C} = \mathbf{X} \mathbf{Y} + (\mathbf{X} \oplus \mathbf{Y}) \mathbf{Z}$$

- The term  $X \cdot Y$  is carry generate.
- The term  $X \oplus Y$  is carry propagate.


## **Implementation: Full Adder**

- Full Adder Schematic
- Here X, Y, and Z, and C (from the previous pages) are A, B, C<sub>i</sub> and C<sub>o</sub>, respectively. Also,

G = generate and

P = propagate.

 Note: This is really a combination of a 3-bit odd function (for S)) and Carry logic (for C<sub>0</sub>):



(G = Generate) OR (P = Propagate AND 
$$C_i$$
 = Carry In)  
Co = G + P · Ci

Logic and Computer Design Fundamentals PowerPoint® Slides © 2004 Pearson Education, Inc.

Chapter 5 13


#### **Binary Adders**

- To add multiple operands, we "bundle" logical signals together into vectors and use functional blocks that operate on the vectors
- Example: 4-bit ripple carry adder: Adds input vectors
   A(3:0) and B(3:0) to get a sum vector S(3:0)
- Note: carry out of cell i becomes carry in of cell i + 1

Description	Subscript 3 2 1 0	Name
Carry In	0110	$C_{i}$
Augend	1011	A <sub>i</sub>
Addend	0011	B <sub>i</sub>
Sum	1110	$S_i$
Carry out	0011	$C_{i+1}$

#### 4-bit Ripple-Carry Binary Adder

 A four-bit Ripple Carry Adder made from four 1-bit Full Adders:




Logic and Computer Design Fundamentals PowerPoint<sup>®</sup> Stitles © 2004 Poerson Education, Inc.

Chapter 5 15

## **Carry Propagation & Delay**


- One problem with the addition of binary numbers is the length of time to propagate the ripple carry from the least significant bit to the most significant bit.
- The gate-level propagation path for a 4-bit ripple carry adder of the last example:



• Note: The "long path" is from  $A_0$  or  $B_0$  though the circuit to  $S_3$ .

## **Carry Lookahead**

- Given Stage i from a Full Adder, we know that there will be a <u>carry generated</u> when  $A_i = B_i =$  "1", whether or not there is a carry-in.
- Alternately, there will be a <u>carry propagated</u> if the "half-sum" is "1" and a carry-in, C<sub>i</sub> occurs.
- These two signal conditions are called generate, denoted as G<sub>i</sub>, and propagate, denoted as P<sub>i</sub> respectively and are identified in the circuit:



Logic and Computer Design Fundamental PowerPoint<sup>®</sup> Stites
© 2004 Peasant Education, Inc.

Chapter 5 17

#### Carry Lookahead (continued)

- In the ripple carry adder:
  - Gi, Pi, and Si are local to each cell of the adder
  - · Ci is also local each cell
- In the carry lookahead adder, in order to reduce the length of the carry chain, Ci is changed to a more global function spanning multiple cells
- Defining the equations for the Full Adder in term of the P<sub>i</sub> and G<sub>i</sub>:

$$P_i = A_i \oplus B_i$$
  $G_i = A_i B_i$   
 $S_i = P_i \oplus C_i$   $C_{i+1} = G_i + P_i C_i$ 

#### **Carry Lookahead Development**

- C<sub>i+1</sub> can be removed from the cells and used to derive a set of carry equations spanning multiple cells.
- Beginning at the cell 0 with carry in C<sub>0</sub>:

$$\begin{split} C_1 &= G_0 + P_0 \ C_0 \\ C_2 &= G_1 + P_1 \ C_1 = \ G_1 + P_1 (G_0 + P_0 \ C_0) \\ &= G_1 + P_1 G_0 + P_1 P_0 \ C_0 \\ C_3 &= G_2 + P_2 \ C_2 = \ G_2 + P_2 (G_1 + P_1 G_0 + P_1 P_0 \ C_0) \\ &= G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 \ C_0 \\ C_4 &= G_3 + P_3 \ C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 \\ &+ P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 \ C_0 \end{split}$$

PowerPoint® Stides
© 2004 Pearson Education, Inc.

Chapter 5 19

#### **Group Carry Lookahead Logic**

- Figure 5-6 in the text shows shows the implementation of these equations for four bits. This could be extended to more than four bits; in practice, due to limited gate fan-in, such extension is not feasible.
- Instead, the concept is extended another level by considering group generate  $(G_{0.3})$  and group propagate  $(P_{0.3})$  functions:

$$G_{0-3} = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 P_0 G_0$$

$$P_{0-3} = P_3 P_2 P_1 P_0$$

Using these two equations:

$$C_4 = G_{0-3} + P_{0-3} C_0$$

 Thus, it is possible to have four 4-bit adders use one of the same carry lookahead circuit to speed up 16-bit addition

Logic and Computer Dealgn Fundamentals PowerPoint<sup>®</sup> Slides © 2004 Poerson Education, Inc.

## **Carry Lookahead Example**

- Specifications: 3
  - 16-bit CLA
  - Delays:
    - NOT = 1
    - XOR = Isolated AND = 3
    - $\blacksquare$  AND-OR = 2

#### Longest Delays:

- Ripple carry adder\* =  $3 + 15 \times 2 + 3 = 36$
- CLA =  $3 + 3 \times 2 + 3 = 12$

Logic and Computer Design Fundamental PowerPoint<sup>®</sup> Stitles © 2004 Passaus Education, Inc.

\*See slide 16

Chapter 5 21

## **Unsigned Subtraction**

- Algorithm:
  - Subtract the subtrahend N from the minuend M
  - If no end borrow occurs, then M ≥ N, and the result is a non-negative number and correct.
  - If an end borrow occurs, the N > M and the difference M - N + 2n is subtracted from 2n, and a minus sign is appended to the result.
- Examples:

$$\begin{array}{cccc}
 & & & & & & & \\
 & 1001 & & & & & \\
 & -\underline{0111} & & & -\underline{0111} \\
 & 0010 & & & 1101 \\
 & & & & & \\
 & & & -\underline{1101} \\
 & & & & & \\
 & & & & (-) 0011
\end{array}$$

Logic and Computer Design Fundamentals PowerPoint<sup>®</sup> Slidss © 2004 Poerson Education, Inc.

## **Unsigned Subtraction** (continued)

- The subtraction, 2<sup>n</sup> N, is taking the 2's complement of N
- To do both unsigned addition and unsigned subtraction requires: | | | | | |
- Quite complex!
- Goal: Shared simpler logic for both addition and subtraction
- Introduce complements as an approach

Binary adder

Borrow

Binary subtractor

Selective
2's complementer

Subtract/Add

Quadruple 2-to-1
multiplexer

Result

Chapter 5 23

Logic and Computer Design Fundamentals PowerPoint<sup>®</sup> Stidss © 2004 Poerson Education, Inc.

## **Complements**

- Two complements:
  - Diminished Radix Complement of N
    - (r-1)'s complement for radix r
    - 1's complement for radix 2
    - Defined as  $(r^n 1) N$
  - Radix Complement
    - r's complement for radix r
    - 2's complement in binary
    - Defined as r<sup>n</sup> N
- Subtraction is done by adding the complement of the subtrahend
- If the result is negative, takes its 2's complement

## **Binary 1's Complement**

- For r = 2,  $N = 01110011_2$ , n = 8 (8 digits):  $(\mathbf{r}^n - 1) = 256 - 1 = 255_{10}$  or  $11111111_2$
- The 1's complement of 01110011<sub>2</sub> is then:

11111111

- $\, \underline{01110011} \\ 10001100$
- Since the  $2^n 1$  factor consists of all 1's and since 1 0 = 1 and 1 1 = 0, the one's complement is obtained by <u>complementing</u> <u>each individual bit</u> (bitwise NOT).

Logic and Computer Dealgn Fundamentals PowerPoint<sup>®</sup> Slidss © 2004 Pearson Education, Inc.

Chapter 5 25

#### **Binary 2's Complement**

• For r = 2,  $N = 01110011_2$ , n = 8 (8 digits), we have:

$$(\mathbf{r}^{\mathbf{n}}) = 256_{10} \text{ or } 100000000_2$$

• The 2's complement of 01110011 is then:

100000000

- $\frac{01110011}{10001101}$
- Note the result is the 1's complement plus 1, a fact that can be used in designing hardware

#### **Alternate 2's Complement Method**

- Given: an *n*-bit binary number, beginning at the least significant bit and proceeding upward:
  - Copy all least significant 0's
  - Copy the first 1
  - Complement all bits thereafter.
- 2's Complement Example:

10010<u>100</u>

Copy underlined bits:

**100** 

and complement bits to the left:

01101100

Logic and Computer Design Fundamentals PowerPoint<sup>®</sup> Slidss © 2004 Poerson Education, Inc.

Chapter 5 27

#### **Subtraction with 2's Complement**

- For n-digit, <u>unsigned</u> numbers M and N, find M
  - N in base 2:
    - Add the 2's complement of the subtrahend N to the minuend M:

$$M + (2^n - N) = M - N + 2^n$$

- If  $M \ge N$ , the sum produces end carry  $r^n$  which is discarded; from above, M N remains.
- If M < N, the sum does not produce an end carry and, from above, is equal to  $2^n (N M)$ , the 2's complement of (N M).
- To obtain the result -(N-M), take the 2's complement of the sum and place a-to its left.

#### **Unsigned 2's Complement Subtraction Example 1**

• Find 01010100<sub>2</sub> – 01000011<sub>2</sub>

 The carry of 1 indicates that no correction of the result is required.

Logic and Computer Design Fundamentals PowerPoint® Stitles © 2004 Pearson Education, Inc.

Chapter 5 29

#### **Unsigned 2's Complement Subtraction Example 2**

• Find 01000011<sub>2</sub> – 01010100<sub>2</sub>

- The carry of 0 indicates that a correction of the result is required.
- Result = -(00010001)

#### **Subtraction with Diminished Radix Complement**

- For n-digit, <u>unsigned</u> numbers M and N, find M N in base 2:
  - Add the 1's complement of the subtrahend N to the minuend M:

$$M + (2^n - 1 - N) = M - N + 2^n - 1$$

- If  $M \ge N$ , the result is excess by  $2^n 1$ . The end carry  $2^n$  when discarded removes  $2^n$ , leaving a result short by 1. To fix this shortage, whenever and end carry occurs, add 1 in the LSB position. This is called the *end-around carry*.
- If M < N, the sum does not produce an end carry and, from above, is equal to  $2^n 1 (N M)$ , the 1's complement of (N M).
- To obtain the result (N-M) , take the 1's complement of the sum and place a to its left.

Logic and Computer Design Fundamentals PowerPoint<sup>®</sup> Stides © 2004 Pearson Education, Inc.

Chapter 5 31

#### **Unsigned 1's Complement Subtraction - Example 1**

• Find 01010100<sub>2</sub> – 01000011<sub>2</sub>

The end-around carry occurs.

Find 01000011<sub>2</sub> – 01010100<sub>2</sub>

- The carry of 0 indicates that a correction of the result is required.
- Result = -(00010001)

Logic and Computer Design Fundamentals
PowerPoint<sup>®</sup> Slides
© 2004 Pearson Education, Inc.

Chapter 5 33

#### **Signed Integers**

- Positive numbers and zero can be represented by unsigned n-digit, radix r numbers. We need a representation for negative numbers.
- To represent a sign (+ or –) we need exactly one more bit of information (1 binary digit gives 2¹ = 2 elements which is exactly what is needed).
- Since computers use binary numbers, by convention, the most significant bit is interpreted as a sign bit:

$$s a_{n-2} \dots a_2 a_1 a_0$$

where:

s = 0 for Positive numbers

S = 1 for Negative numbers

and  $a_i = 0$  or 1 represent the magnitude in some form.

Logic and Computer Design Fundamental PowerPoint<sup>®</sup> Slides © 2004 Pearson Education, Inc.

#### **Signed Integer Representations**

- Signed-Magnitude here the n 1 digits are interpreted as a positive magnitude.
- \*Signed-Complement here the digits are interpreted as the rest of the complement of the number. There are two possibilities here:
  - Signed 1's Complement
    - Uses 1's Complement Arithmetic
  - Signed 2's Complement
    - Uses 2's Complement Arithmetic

Logic and Computer Design Fundamentals PowerPoint<sup>®</sup> Sides © 2004 Paaraun Education, Inc.

Chapter 5 35

## **Signed Integer Representation Example**

r = 2, n = 3

Number	Sign -Mag.	1's Comp.	2's Comp.
+3	011	011	011
+2	010	010	010
+1	001	001	001
+0	000	000	000
-0	100	111	_
-1	101	110	111
-2	110	101	110
-3	111	100	101
-4	_	_	100

#### **Signed-Magnitude Arithmetic**

- If the parity of the three signs is 0:
  - 1. Add the magnitudes.
  - 2. Check for overflow (a carry out of the MSB)
  - 3. The sign of the result is the same as the sign of the first operand.
- If the parity of the three signs is 1:
  - 1. Subtract the second magnitude from the first.
  - 2. If a borrow occurs:
    - take the two's complement of result
    - and make the result sign the complement of the sign of the first operand.
  - 3. Overflow will never occur.

Logic and Computer Design Fundamentals PowerPoint<sup>®</sup> States © 2004 Passaus Education, Inc.

Chapter 5 37

#### **Sign-Magnitude Arithmetic Examples**

- Example 1: 0010 +0101
- Example 2: 0010 +1101
- Example 3: 1010 0101

#### **Signed-Complement Arithmetic**

#### • Addition:

- 1. Add the numbers including the sign bits, discarding a carry out of the sign bits (2's Complement), or using an end-around carry (1's Complement).
- 2. If the sign bits were the same for both numbers and the sign of the result is different, an overflow has occurred.
  - 3. The sign of the result is computed in step 1.
- Subtraction:

Form the complement of the number you are subtracting and follow the rules for addition.

Logic and Computer Design Fundamentale PowerPoint® Slides © 2864 Pearson Education, Inc.

Chapter 5 39

## **Signed 2's Complement Examples**

- Example 1: 1101 +0011
- Example 2: 1101 -0011

#### **Signed 1's Complement Examples**

- Example 1: 1101 +0011
- Example 2: 1101 -0011

Logic and Computer Design Fundamentals PowerPoint® Slides © 2004 Pressure Education, Inc.

Chapter 5 41

#### 2's Complement Adder/Subtractor

- Subtraction can be done by addition of the 2's Complement.
  - 1. Complement each bit (1's Complement.)
  - 2. Add 1 to the result.
- The circuit shown computes A + B and A B:
- For S = 1, subtract, the 2's complement of B is formed by using XORs to form the 1's comp and adding the 1 applied to C<sub>0</sub>.
   For S = 0, add, B is
- For S = 0, add, B is passed through unchanged

Logic and Computer Design Fundamentals PowerPoint<sup>®</sup> Stitles © 2004 Pearson Education, Inc.

Chapter 5 42

#### **Overflow Detection**

- Overflow occurs if n + 1 bits are required to contain the result from an n-bit addition or subtraction
- Overflow can occur for:
  - · Addition of two operands with the same sign
  - Subtraction of operands with different signs
- Signed number overflow cases with correct result sign

Detection can be performed by examining the result signs which should match the signs of the top operand

Chapter 5 43

#### **Overflow Detection**

• Signed number cases with carries  $C_n$  and  $C_{n-1}$  shown for correct result signs:

 Signed number cases with carries shown for erroneous result signs (indicating overflow):

- Simplest way to implement overflow  $V = C_n \oplus C_{n-1}$
- This works correctly only if 1's complement and the addition of the carry in of 1 is used to implement the complementation! Otherwise fails for  $-10 \dots 0$

## **Binary Multiplication**

• The binary digit multiplication table is trivial:

$$(a \times b)$$
  $b = 0$   $b = 1$   
 $a = 0$   $0$   $0$   
 $a = 1$   $0$   $1$ 

- This is simply the Boolean AND function.
- Form larger products the same way we form larger products in base 10.

Logic and Computer Design Fundamental PowerPoint<sup>®</sup> Stides © 2004 Pearson Education, Inc.

Chapter 5 45

7

## Review - Decimal Example: $(237 \times 149)_{10}$

- Partial products are:  $237 \times 9$ ,  $237 \times 4$ , and  $237 \times 1$
- Note that the partial product  $\times$  1 4 9 summation for n digit, base 10  $\overline{\phantom{a}}$  2 1 3 3 numbers requires adding up to n digits (with carries). + 2 3 7 -
- Note also  $n \times m$  digit multiply generates up to an m + n digit result.

#### **Binary Multiplication Algorithm**

- We execute radix 2 multiplication by:
  - · Computing partial products, and
  - Justifying and summing the partial products. (same as decimal)
- To compute partial products:
  - Multiply the row of multiplicand digits by each multiplier digit, one at a time.
  - With binary numbers, partial products are very simple! They are either:
    - all zero (if the multiplier digit is zero), or
    - the same as the multiplicand (if the multiplier digit is one).
- Note: No carries are added in partial product formation!

PowerPoint® Stitles ≈ 2004 Pearson Education, Inc.

Chapter 5 47

## **Example:** (101 x 011) Base 2

- Partial products are:  $101 \times 1$ ,  $101 \times 1$ , and  $101 \times 0$
- Note that the partial product summation for n digit, base 2 numbers requires adding up to n digits (with carries) in a column.

  1 0 1

  × 0 1 1

  1 0 1

  1 0 1
- Note also  $n \times m$  digit 0 0 1 1 1 1 multiply generates up to an m + n digit result (same as decimal).

#### **Multiplier Boolean Equations**


- We can also make an  $n \times m$  "block" multiplier and use that to form partial products.
- **Example:**  $2 \times 2$  The logic equations for each partial-product binary digit are shown below:
- We need to "add" the columns to get the product bits P0, P1, P2, and P3.
   b<sub>1</sub>

Logic and Computer Design Fundamental PowerPoint® Stides © 2004 Pearson Education, Inc.

Chapter 5 49

## **Multiplier Arrays Using Adders**

• An implementation of the 2 × 2 multiplier array is shown:



Logic and Computer Design Fundamental PowerPoint<sup>®</sup> Stites

Chapter 5 50

#### **Multiplier Using Wide Adders**


- A more "structured" way to develop an n × m multiplier is to sum partial products using adder trees
- The partial products are formed using an  $n \times m$  array of AND gates
- Partial products are summed using m 1 adders of width n bits
- Example: 4-bit by 3-bit adder
- Text figure 5-11 shows a  $4 \times 3 = 12$  element array of AND gates and two 4-bit adders

Logic and Computer Design Fundamentals PowerPoint® Stides © 2004 Poerson Education, Inc.

Chapter 5 51

#### Cellular Multiplier Array

- Another way to implement multipliers is to use an n × m cellular array structure of uniform elements as shown:
- Each element computes a single bit product equal to a<sub>i</sub>·b<sub>j</sub>, and implements a single bit full adder



Logic and Computer Design Fundamentals PowerPoint® Slides © 2004 Peursun Education, Inc.

#### **Other Arithmetic Functions**

- Convenient to design the functional blocks by contraction - removal of redundancy from circuit to which input fixing has been applied
- Functions
  - Incrementing
  - Decrementing
  - Multiplication by Constant
  - Division by Constant
  - Zero Fill and Extension

Logic and Computer Design Fund PowerPoint<sup>®</sup> Stides © 2004 Pearson Education, Inc.

Chapter 5 53

#### **Design by Contraction**


- Contraction is a technique for simplifying the logic in a functional block to implement a different function
  - The new function must be realizable from the original function by applying rudimentary functions to its inputs
  - Contraction is treated here only for application of 0s and 1s (not for X and  $\overline{X}$ )
  - After application of 0s and 1s, equations or the logic diagram are simplified by using rules given on pages 224 - 225 of the text.

Logic and Computer Design Fun PowerPoint® Stides © 2004 Pearson Education, Inc.

Chapter 5 54

#### **Design by Contraction Example**

- Contraction of a ripple carry adder to incrementer for n = 3
  - Set B = 001



• The middle cell can be repeated to make an incrementer with n > 3.

Logic and Computer Design Fundamentals PowerPoint<sup>®</sup> Stitles © 2004 Pourson Education, Inc.

Chapter 5 55

## **Incrementing & Decrementing**

- Incrementing
  - Adding a fixed value to an arithmetic variable
  - Fixed value is often 1, called *counting (up)*
  - Examples: A + 1, B + 4
  - Functional block is called *incrementer*
- Decrementing
  - Subtracting a fixed value from an arithmetic variable
  - Fixed value is often 1, called *counting* (down)
  - Examples: A 1, B 4
  - Functional block is called decrementer

## Multiplication/Division by 2<sup>n</sup>


• (a) Multiplication  $\mathbf{B}_3$  $\mathbf{B}_{0}$ by 100 C<sub>3</sub> • Shift left by 2  $_{\mathbf{C}_5}^{\Gamma}$ C<sub>4</sub>  $C_1$ (b) Division by 100 • Shift right by 2 • Remainder  $C_2$  $C_1$  $C_{-1}$ preserved

Logic and Computer Design Fundamentals PowerPoint<sup>®</sup> Stites © 2004 Pearson Education, Inc.

Chapter 5 57

# Multiplication by a Constant

- Multiplication of B(3:0) by 101
- See text Figure 513 (a) for contraction



Logic and Computer Design Fundamentals PowerPoint<sup>®</sup> Slides © 2004 Pearson Education, Inc.

#### Zero Fill

- Zero fill filling an m-bit operand with 0s to become an n-bit operand with n > m
- Filling usually is applied to the MSB end of the operand, but can also be done on the LSB end
- Example: 11110101 filled to 16 bits

MSB end: 0000000011110101LSB end: 1111010100000000

Logic and Computer Design Fundamentals PowerPoint<sup>®</sup> Stidss

Chapter 5 59

#### **Extension**

- Extension increase in the number of bits at the MSB end of an operand by using a complement representation
  - Copies the MSB of the operand into the new positions
  - Positive operand example 01110101 extended to 16 bits:

#### 0000000001110101

Negative operand example - 11110101 extended to 16 bits:

1111111111110101

#### Terms of Use

- © 2004 by Pearson Education, Inc. All rights reserved.
- The following terms of use apply in addition to the standard Pearson Education <u>Legal Notice</u>.
- Permission is given to incorporate these materials into classroom presentations and handouts only to instructors adopting Logic and Computer Design Fundamentals as the course text.
- Permission is granted to the instructors adopting the book to post these
  materials on a protected website or protected ftp site in original or
  modified form. All other website or ftp postings, including those
  offering the materials for a fee, are prohibited.
- You may not remove or in any way alter this Terms of Use notice or any trademark, copyright, or other proprietary notice, including the copyright watermark on each slide.
- Return to Title Page

Logic and Computer Dealgn Fundamentals PowerPoint<sup>®</sup> Slides © 2004 Paaraun Education, Inc.

Chapter 5 61