# Logic and Computer Design Fundamentals VHDL

#### Part 1 – Chapter 4 – Basics and Constructs

#### **Charles Kime & Thomas Kaminski**

© 2004 Pearson Education, Inc.

<u>Terms of Use</u> (Hyperlinks are active in View Show mode)

#### Overview

#### Part 1 - Basics and Constructs

- VHDL basics
  - Notation
  - Types & constructs
  - Signals
  - Entities and architectures
  - Libraries and packages
- Structural VHDL Example
- VHDL Operators
- Concurrent VHDL Examples
- Part 2 Behavioral and Hierarchical Description
- Part 3 Finite State Machines
- Part 4 Registers and Counters
- Part 5 Algorithmic State Machine Example: Binary Multiplier

Logic and Computer Design Fundamentals PowerPoint<sup>®</sup> Slides © 2004 Paarson Education, Inc.

#### • VHDL is:

- Case insensitive
- Based on the programming language ADA
- Strongly-typed language
- Comments

#### [end of line]

- List separator: ,
- Statement terminator: ;

#### Types and values

- Determined by use of packages (discussed later) that define various types and type conversions
- IEEE 1076 predefined types:
  - type bit has two values 0 and 1
  - type bit\_vector is an array of bits with integers as indices
  - type integer has values over a specified range of integers
  - type boolean is (TRUE, FALSE)
- IEEE 1164 predefined types:
  - type std\_ulogic has nine values U, X, 0, 1, Z, W, L, H, -
  - type std\_ulogic\_vector is an array of bits with natural (non-negative) numbers as the indices
  - subtype std\_logic is std\_ulogic with definitions for multiple signals applied to a single wire

• subtype X01Z is std\_logic with the range X, 0, 1, Z VHDL - Part 1 4

- More on types
  - Most frequently used type: std\_logic
    - Provides values needed for simulation, notably X and Z
  - Frequently used type: integer
    - Due to strong typing, essential for arithmetic operations
    - Requires additional packages to be used to perform type conversion between std\_logic and integer

#### Constants

- Binary
  - Single bit: '0', '1'
  - Multiple bit: B"110001", B"11\_0001" (underline permitted for readability)
- Other bases
  - Octal 0"61", 0"6\_1"
  - Hex X"31", X"3\_1"
  - Decimal 49
  - Real 49E+1

Logic and Computer Dealon Fundamentals PowerPoint® Slides © 2004 Pearson Education, Inc.

#### Identifiers

- Examples: A, B1, abc, run, stop, c\_in
- Keywords
  - Words reserved for special meanings
  - Cannot be used as identifiers
  - Examples: entity, architecture, and, if
  - Shown here in color
  - Shown in text in bold

# **VHDL Constructs**

#### Structural:

- Describes interconnections of components (entities)
- Analogous to logic diagrams or netlists
- Concurrent VHDL or Dataflow:
  - Consists of a collection of statements and processes that execute concurrently
- Sequential VHDL:
  - Consists of the sequences of statements within processes
  - Logic described may be combinational or sequential

Logic and Computer Dealgn Fundamentals PowerPoint® Slides © 2004 Pearson Education, Inc.

## **Signal Declaration**

- Signals can be viewed as "wires"
- Signals are concurrent and sequential objects
- A port declaration is a signal declaration with in or out added
- Examples: signal a, b: std\_logic; signal widget: std\_logic\_vector(0 to 7); -- 0 is MSB and 7 is LSB signal c: std\_logic\_vector(2 downto 0); -- 2 is MSB and 0 is LSB port (DATA: in std\_logic\_vector(15 downto 0)); signal product: std\_logic\_vector(0 to 31); port (NA: out std\_logic);

### **Entities and Architectures**

- entity
  - The primary hardware abstraction in VHDL
  - Provides: the entity name, the inputs and outputs
  - Analogous to a symbol in a block diagram
- architecture
  - Specifies the relationships between the inputs and outputs of a design entity
  - May be a mixture of structural, concurrent and sequential VHDL.
- A given entity may have multiple, different architectures.
- Examples of entities and architectures follow.

# **Libraries and Packages**

- A library typically contains VHDL code or compiled VHDL code
- A package consists of compiled VHDL code for multiple entities and associated architectures
- A package is stored in a library
- Example: package func\_prims is stored in library lcdf\_vhdl
- func\_prims provides compiled code for the following delay-free gates: and2, ..., and5, or2, ... or5, nand2, ..., nand5, nor2, ..., nor5, not, xor2, and xnor2 in which integers 2 through 5 specify the number of gate inputs.
- Generation of the lcdf\_vhdl library and the func\_prims package:
  - Generate a new library named lcdf\_vhdl.
  - Using the lcdf\_vhdl library as the "work" library, compile the file func\_prims.vhd (available from the VHDL web page) that contains the component, entity and architecture descriptions for the package.

#### First Example to Illustrate Entities, Architectures and Constructs

IC7283 - a 1-bit adder from a commercial IC



Ligic and Computer Design Fundamentals PowerPoint<sup>®</sup> Slides © 2004 Pearson Education, Inc.

VHDL - Part 1 12

## **A Structural VHDL Example**

```
library IEEE, lcdf vhdl;
use IEEE.std logic 1164.all,
   lcdf vhdl.func prims.all;
entity IC7283 is
 port (A0,B0,C0: in std logic;
       C1,S0: out std logic);
end IC7283;
architecture structure of
IC7283 is
 component NOT1
  port(in1: in std logic;
          out1: out std logic)
 end component;
 component NAND2
  port(in1,in2: in std logic;
       out1: out std logic);
 end component;
   Logic and Competer Dealon Fundamentals
   2804 Pearson Education, Inc.
```

Instantiation of two packages from two libraries. Applies only to the following entity. Declaration of entity IC7283 Declaration of 3 inputs and 2 outputs of type std logic. End of entity declaration Declaration of architecture named structure for entity IC7283 Declarations of the gate components to be used from package func prims in library lcdf vhdl

## A Structural VHDL Example (continued)

```
component NOR2
port(in1,in2: in std logic;
      out1: out std logic);
end component;
component AND2
port(in1,in2: in std logic;
      out1: out std logic);
end component;
component XOR2
port(in1,in2: in std logic;
      out1: out std logic);
end component;
signal N1,N2,N3,N4,N5,N6,N7:
                             Declarations of 7 signals for
std logic;
                             use in interconnecting the gates
```

# A Structural VHDL Example (continued)

#### begin

g0:	NOT1	port	map	(C0,N3);
g1:	NOT1	port	map	(N2,N5);
g2 :	NOT1	port	map	(N3,N6);
g3:	NAND	2 port	t map	(A0,B0,N1);
g4:	NOR2	port	map	(A0,B0,N2);
<b>g</b> 5:	NOR2	port	map	(N2,N4,C1);
g6:	AND2	port	map	(N1,N3,N4);
g7:	AND2	port	map	(N1,N5,N7);
g8:	XOR2	port	map	(N6,N7,S0);
end a	struct	ture;		

Beginning of the body of the architecture. There is an entry for each gate: gate\_identifier: gate\_name keywords port map signal list: (input, output) or (input1, input2, output)

End of architecture and description

## **VHDL Operators**

- Logical: and, or, nand, nor, xor, xnor, not
- Relational: =, /=, <, <=, >, >=
- Shift: sll, srl, sla, sra, rol, ror
  - Form is sdt s is for shift, d is direction (d = l is for left, d = r is for right, and t is type (t = l is for logical, and t = r is for rotate).
- Adding +, -, &
  - & is *concatenation* which permits one-dimensional operands to be place end-to-end to form a combined operand.
  - Example: For C\_in and A(3:0), C\_in & A is equivalent to a 5-bit register with C\_in as the MSB and A(0) as the LSB.
- Sign +, -
- Multiplying: \* (multiply), /(divide), mod (modulus), rem (remainder)
- Miscellaneous: abs (absolute value), \*\* (exponentiation)

# **Concurrent VHDL**

#### Signal assignment

- Uses signal assignment operator <=
- A signal is assigned its value after a delay, whether real or a delta time, an infinitesimal interval required in VHDL simulator implementations

#### • Examples:

- z <= a or b; --z assigned after an --infinitesimal delta time
- z <= a nand b after 10 ns; -- z assigned</li>
   -- after inertial delay of 10 ns
- •widget <= transport ("00" & a & b) after
  10 ns;</pre>
  - -- assigned after transport delay of 10 ns;

-- & is the concatenation operator.

#### **Concurrent VHDL Example Using Boolean Equations**

The entity is the same as for the structural VHDL example architecture dataflow 1 of IC7283 is signal N1,N2: std logic; begin -- The assignment statements are -- Boolean equations. N1 <= not(A0 and B0); N2 <= not(A0 or B0);  $C1 \leq not((N1 and (not C0)) or N2);$  $SO \ll ((not N2) and N1) xor (not(not C0));$ end dataflow 1;

# **Concurrent VHDL Example Using "with select"**

library IEEE, lcdf vhdl; use IEEE.std logic 1164.all; entity IC7283 ws is port (Z: in std logic vector(2 downto 0); CS: out std logic vector(1 downto 0)); end IC7283 ws; architecture dataflow 2 of IC7283 ws is begin

# **Concurrent VHDL Example Using "with select"**

with Z select			Defines Z as the		
CS <= "00"	when	"000",	conditioning signal.		
"01"	when	"001",			
"01"	when	"010",	Forms truth table		
"10"	when	"011",	with inputs on the		
"01"	when	"100",	right and outputs on		
"10"	when	"101",	the left.		
"10"	when	"110",			
"11"	when	"111",			
"XX"	when		Assigns XX to CS for		
	other	the other std logic			
end dataflow_2	2;	triples on Z			

Logic and Computer Design Fundamentals PowerPoint<sup>®</sup> Slides © 2004 Pearson Education, Inc.

VHDL - Part 1 20

#### **Second Example to Illustrate Entities, Architectures and Constructs**

#### Priority Encoder

Inputs				Outputs				
<b>D4</b>	D3	<b>D2</b>	<b>D1</b>	<b>D0</b>	A2	A1	<b>A0</b>	V
0	0	0	0	0	X	X	X	0
0	0	0	0	1	0	0	0	1
0	0	0	1	X	0	0	1	1
0	0	1	X	X	0	1	0	1
0	1	X	X	X	0	1	1	1
1	X	X	X	X	1	0	0	1

## **Concurrent VHDL Example Using "when else"**

```
library IEEE
use IEEE.std logic 1164.all;
 entity priority encoder we is
 port (D: in std logic vector (4 downto 0);
        A: out std logic vector (2 downto 0);
        V: out std logic);
end priority encoder we;
 architecture dataflow_3 of priority_encoder_we is
begin
A <= "100" when D(4) = '1' -- Can customize condition
       else "011" when D(4 \text{ downto } 3) = "01" -- on each
       else "010" when D(4 \text{ downto } 2) = "001" -- line.
       else "001" when D(4 \text{ downto } 1) = "0001"
       else "000" when D = "00001"
       else "XXX";
V \le not(D = "00000");
 end dataflow 3;
Logic and Computer Dealgn Fundamentals
```

arPoint<sup>®</sup> Slides

© 2004 Pearson Education, Inc.

### **Concurrent** "when else" vs. "with select"

- with select
  - Has simple form with
    - condition signal stated only once
    - only one word per line, otherwise
  - Ideal for implementing binary (0,1) truth tables
- when else
  - Has more complex form, but
  - Able to implement much more complex decision functions
    - condensed truth tables with 0, 1, X entries in rows
    - situations with limited cases of <u>multiple</u> condition signals

Logic and Computer Dealon Fundamentals PowerPoint<sup>®</sup> Slides © 2004 Pearson Education, Inc.

# **Terms of Use**

- © 2004 by Pearson Education, Inc. All rights reserved.
- The following terms of use apply in addition to the standard Pearson Education <u>Legal Notice</u>.
- Permission is given to incorporate these materials into classroom presentations and handouts only to instructors adopting Logic and Computer Design Fundamentals as the course text.
- Permission is granted to the instructors adopting the book to post these materials on a protected website or protected ftp site in original or modified form. All other website or ftp postings, including those offering the materials for a fee, are prohibited.
- You may not remove or in any way alter this Terms of Use notice or any trademark, copyright, or other proprietary notice, including the copyright watermark on each slide.
- Return to Title Page