# Logic and Computer Design Fundamentals VHDL

#### Part 4 – Chapter 7 – Resisters and Counters

#### **Charles Kime & Thomas Kaminski**

© 2004 Pearson Education, Inc.

<u>Terms of Use</u> (Hyperlinks are active in View Show mode)

#### Overview

- Part 1 VHDL Basics and Types of Descriptions
- Part 2 Behavioral and Hierarchical Description
- Part 3 Finite State Machines
- Part 4 Registers and Counters
  - Registers
  - Shift Registers
  - Counters
  - Examples
    - 4-bit Left Shift Register with Reset
    - 4-bit Binary Counter with Reset
- Part 5 Algorithmic State Machine Example: Binary Multiplier

### **VHDL for Registers and Counters**

 Register - similar description to a flip-flop except contains multiple bits:

```
signal Q, D : std_logic_vector(15 downto 0);
process (CLK,RESET)
begin
    if (RESET = '1') then
        Q <= B"00000000000000";
        elsif (CLK'event and CLK = '1')
        Q <= D;
end</pre>
```

- Shift Register use:
  - Shift operators
     Q <= Q sll 1; -- By default fills rightmost bit with
     <p>-- 0; defaults differ depending on the shift type;
  - Concatenation

Q <= Q(14:0) & SI; -- SI is one bit shift input

Counter – use increment, decrement, add, subtract: count <= count + "0001"; -- count is four bits VHDL-Part 4 3

#### **VHDL Description of Left Shift Register**

```
library ieee;
use ieee.std logic 1164.all;
entity srg 4 r is
 port(CLK, RESET, SI: in std logic;
       Q : out std logic vector(3 downto 0);
       SO : out std logic);
end srg 4 r;
architecture sequential of srg 4 r is
signal shift: std logic vector(3 downto 0);
begin
process (RESET, CLK)
begin
 if (RESET = '1') then
                                                 end process;
  shift <= "0000";</pre>
                                                 Q \leq \text{shift};
 elsif (CLK'event and (CLK = '1')) then
                                                 SO <= shift(3);
  shift <= shift(2 downto 0) & SI;</pre>
                                                 end sequential;
 end if;
 Logic and Computer Dealgn Fundamentals
 PowerPoint<sup>®</sup> Slides
                                                         VHDL - Part 4 4
 2804 Pearson Education, Inc.
```

#### **VHDL Description of Binary Counter**

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std_logic_unsigned.all;
entity count 4 r is
 port(CLK, RESET, EN: in std logic;
      Q : out std logic_vector(3 downto 0);
      CO : out std logic);
end count 4 r;
architecture sequential of count 4 r is
signal count: std logic vector(3 downto 0);
begin
                                  count \leq count + "0001";
process (RESET, CLK)
                                  end if;
begin
                                  end process;
 if (RESET = '1') then
                                  Q \leq count;
                                  CO \le '1' when (count = "1111"
  count <= "0000";
                                   and EN = '1' else '0';
 elsif (CLK'event and
 (CLK = '1') and (EN = '1'))
                                  end sequential;
 then Competer Design Fundamentals
                                                    VHDL - Part 4 5
 2804 Pearson Education, Inc.
```

## **Terms of Use**

- © 2004 by Pearson Education, Inc. All rights reserved.
- The following terms of use apply in addition to the standard Pearson Education <u>Legal Notice</u>.
- Permission is given to incorporate these materials into classroom presentations and handouts only to instructors adopting Logic and Computer Design Fundamentals as the course text.
- Permission is granted to the instructors adopting the book to post these materials on a protected website or protected ftp site in original or modified form. All other website or ftp postings, including those offering the materials for a fee, are prohibited.
- You may not remove or in any way alter this Terms of Use notice or any trademark, copyright, or other proprietary notice, including the copyright watermark on each slide.
- Return to Title Page