

DIGITAL SYSTEMS – II SECOND MIDTERM EXAM

Dr. Salih FADIL

April 28, 2009

#1) A sequential circuit with three positive edge-triggered D flip-flops A, B and C and one input COUNT is to be designed. When COUNT=0, the state of the circuit remains the same. When COUNT=1, the circuit goes through state transitions from 000 to 001 to 010 to 011 to 100 to 101 to 110 to 111, back to 000 and then repeats (3-bit binary up counter).


- Draw state diagram of the circuit.
- Draw two-dimensional state table of the circuit.
- Obtain minimum SOP form of flip-flop input equations and realize the circuit by using AND, OR and NOT gates.

#2) Function table for a 4-bit rotator is given as follows;

Mode Control		Register operation
S_1	S_0	
0	0	No change
0	1	Rotate left
1	0	Rotate right
1	1	Load parallel data

Realize the 4-bit rotator by using multiplexers and positive edge triggered D flip-flops.

#3 Consider the following sequential circuit. Assume that S=1 is made before the first active clock edge. Determine the Q outputs of the D flip-flops after the third active clock edge when CTR=1. Determine also \bar{Q} outputs of the D flip flops after the second active clock edge when CTR=0. What does this sequential circuit do?




DIGITAL SYSTEMS-II SECOND MIDTERM EXAM

SOLUTION MANUAL

Dr. Salih FADIL

April 28, 2009



value of COUNT (input)

The outputs of the circuit are the Q output of the D flip-flops.
(A, B and C)

b)

<u>present state</u>	<u>Next State</u>	
	<u>X=1</u>	<u>X=0</u>
<u>A B C</u>	<u>A B C</u>	<u>A B C</u>
0 0 0	0 0 1	0 0 0
0 0 1	0 1 0	0 0 1
0 1 0	0 1 1	0 1 0
0 1 1	1 0 0	0 1 1
1 0 0	1 0 1	1 0 0
1 0 1	1 1 0	1 0 1
1 1 0	1 1 1	1 1 0
1 1 1	0 0 0	1 1 1

c) $D_A(A, B, C, X) = \sum m(8, 10, 12, 14, 7, 9, 11, 13)$

$D_B(A, B, C, X) = \sum m(4, 6, 12, 14, 3, 5, 11, 13)$

$D_C(A, B, C, X) = \sum m(2, 6, 10, 14, 1, 5, 9, 13)$

(2)

AB		C			
		00	01	11	10
A	00	0	1	3	2
	01	4	5	7	6
A	11	12	13	15	14
	10	8	9	11	10
X					

① ② ③ ④

for D_A

step-1) ①

step-2) None

step-3) ②, ③, ④ stop.

$$D_A = \overline{A}BCX + A\overline{C} + A\overline{X} + A\overline{B}$$

$$= \overline{A}BCX + A(\overline{B}\overline{C}X)$$

$$D_A = A \oplus (BCX)$$

AB		C			
		00	01	11	10
A	00	0	1	3	2
	01	4	5	7	6
A	11	12	13	15	14
	10	8	9	11	10
X					

① ② ③ ④

for D_B

step-1) None

step-2) ①

step-3) ②, ③ stop.

$$D_B = \overline{B}CX + B\overline{C} + B\overline{X}$$

$$= \overline{B}CX + B(\overline{C} \cdot X)$$

$$D_B = B \oplus (CX)$$

AB		C			
		00	01	11	10
A	00	0	1	3	2
	01	4	5	7	6
A	11	12	13	15	14
	10	8	9	11	10
X					

① ②


for D_C

step-1) None

step-2) None

step-3) ①, ②

$$D_C = \overline{C}X + \bar{X}C = C \oplus X$$



#2)


Mode Control
 $S_1 \quad S_0$
Register operation

0 0

No change


0 1

Rotate left




1 0

Rotate Right



1 1

Load parallel data




3) From examination of the given sequential circuit, we can see the following connections

$$CTR = 1.$$

$\overline{Q_0} \rightarrow C$ input of 1st flip-flop.
 $\overline{Q_1} \rightarrow C$ " " 2nd " "
 $\overline{Q_2} \rightarrow C$ " " 3rd " "
 } 4-bit ripple up counter

When $CTR = 0$

$Q_0 \rightarrow C$ input of 1st flip-flop
 $Q_1 \rightarrow C$ " " 2nd " "
 $Q_2 \rightarrow C$ " " 3rd " "
 } 4-bit ripple down counter



2_{10} after the active
3rd clock edge

When $CTR=1$, the circuit becomes a 4-bit
ripple up counter

