

45 minutes

1. For the sequential circuit in Figure 1:
a) Derive the state table. (20pts)
b) Derive the state diagram. (14pts)





Figure 1

$$A(t+1) = X \oplus B \quad B(t+1) = \bar{X} \bar{A} \quad Z = \overline{\bar{A} \oplus B} = A \oplus B$$

a)

| Present State | | Input X | Next State | | Output Z |
|---------------|---|------------|------------|--------|-------------|
| A | B | | A(t+1) | B(t+1) | |
| 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 |



2. Design 2-bit binary up/down counter with the direction (DIR) input. DIR=0 count-down, DIR=1 count-up. Use T flip-flops. Do not draw the logic circuit. (40pts)

State/Transition Table


| Present State | | Input DIR | Next State | | Flip-Flop Inputs | |
|---------------|---|--------------|------------|--------|------------------|----------------|
| A | B | | A(t+1) | B(t+1) | T _A | T _B |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 | 0 | 1 | 1 |

| | | B, DIR | | | | |
|---|---|--------|----|----|----|----|
| A | | | 00 | 01 | 11 | 10 |
| | 0 | 1 | | | 1 | |
| 1 | 1 | | | 1 | | |

$$T_A = \overline{B} \overline{DIR} + B \cdot DIR = \overline{B \oplus DIR}$$

$$T_B = 1$$

3. Sketch the output Q of the edge triggered D flip-flop. The flip-flop is initially RESET. (14pts)



4. Give the list of flip-flop timing parameters. (12pts)

- Set-up time
- Hold time
- Propagation delay
- Clock frequency