#### **Logic and Computer Design Fundamentals**

# Chapter 7 - Registers and **Register Transfers**

Part 2 - Counters, Register Cells, Buses, & **Serial Operations** 

Charles Kime & Thomas Kaminski

© 2004 Pearson Education, Inc.

Terms of Use

(Hyperlinks are active in View Show mode)

#### **Overview**

- Part 1 Registers, Microoperations and Implementations
  - Registers and load enable
  - Register transfer operations
  - Microoperations arithmetic, logic, and shift
  - Microoperations on a single register
    - Multiplexer-based transfers
    - Shift registers
- Part 2 Counters, register cells, buses, & serial operations
  - Microoperations on single register (continued)
    - Counters
  - Register cell design
  - Multiplexer and bus-based transfers for multiple registers
  - Serial transfers and microoperations

#### **Counters**

- <u>Counters</u> are sequential circuits which "count" through a specific state sequence. They can <u>count up</u>, <u>count</u> <u>down</u>, or <u>count through other fixed sequences</u>. Two distinct types are in common usage:
- Ripple Counters
  - Clock is connected to the flip-flop clock input on the LSB bit flip-flop
  - For all other bits, a flip-flop output is connected to the clock input, thus circuit is not truly synchronous
  - Output change is delayed more for each bit toward the MSB.
  - · Resurgent because of low power consumption
- Synchronous Counters
  - Clock is directly connected to the flip-flop clock inputs
  - Logic is used to implement the desired state sequencing

PowerPoint<sup>®</sup> Shites © 2004 Poerson Education, Inc.

Chapter 7 - Part 2 3

Α

## **Ripple Counter**

- How does it work?
  - When there is a positive edge on the clock input of A, A complements
  - The clock input for flipflop B is the complemented output of flip-flop A
  - When flip A changes from 1 to 0, there is a positive edge on the clock input of B causing B to complement

D

PowerPoint® Slides
© 2004 Peerson Education, Inc.

## **Ripple Counter** (continued)

- The arrows show the cause-effect relation- CP ship from the prior slide =>
- The corresponding sequence of states =>
  - $(B,A) = (0,0), (0,1), (1,0), (1,1), (0,0), (0,1), \dots$
- Each additional bit, C, D, ... behaves like bit B, changing half as frequently as the bit before it.
- For 3 bits: (C,B,A) = (0,0,0), (0,0,1), (0,1,0), (0,1,1), $(1,0,0), (1,0,1), (1,1,0), (1,1,1), (0,0,0), \dots$

PowerPoint® Slides © 2004 Pearson Education, Inc.


Chapter 7 - Part 2 5

## **Ripple Counter** (continued)

- These circuits are called ripple counters because each edge sensitive transition (positive in the example) causes a change in the next flip-flop's state.
- The changes "ripple" upward through the chain of flip-flops, i. e., each transition occurs after a clock-to-output delay from the stage before.
- To see this effect in detail look at the waveforms on the next slide.

## **Ripple Counter** (continued)

- Starting with C = B = A = 1, equivalent to (C,B,A) = 7 base 10, the next clock increments the count to (C,B,A) = 0 base 10. In fine timing detail:
  - The clock to output delay CI t<sub>PHL</sub> causes an increasing delay from clock edge for each stage transition.
  - Thus, the count "ripples" from least to most significant bit.
  - For n bits, total worst case<sup>C</sup> delay is  $n t_{PHL}$ .




Logic and Computer Design Fundamentals PowerPoint® Stitles © 2004 Pearson Education, Inc.

Chapter 7 - Part 2 7


## **Synchronous Counters**

■ To eliminate the "ripple" effects, use a common clock for each flip-flop and a combinational circuit to generate the next state.


For an up-counter, use an incrementer =>



#### **Synchronous Counters** (continued)



## **Synchronous Counters** (continued)



#### **Other Counters**

#### See text for:

- Down Counter counts downward instead of upward
- Up-Down Counter counts up or down depending on value a control input such as Up/Down
- Parallel Load Counter Has parallel load of values available depending on control input such as Load
- Divide-by-n (Modulo n) Counter
  - Count is remainder of division by n which n may not be a power of 2 or
  - Count is arbitrary sequence of *n* states specifically designed state-by-state
  - Includes modulo 10 which is the BCD counter


Logic and Computer Dealgn Fundamental PowerPoint® Stides © 2004 Pearson Education, Inc.

Chapter 7 - Part 2 11

#### Counter with Parallel Load

- Add path for input data
  - enabled for Load = 1
- Add logic to:
  - disable count logic for Load = 1
  - disable feedback from outputs for Load = 1
  - enable count logic for Load = 0 and Count = 1
- The resulting function table:

Load	Count	Action	
0	0	Hold Stored Value	
0	1	Count Up Stored Value	
1	X	Load D	



Logic and Computer Design Fundamentals PowerPoint® Stides © 2004 Poerson Education, Inc.

Chapter 7 - Part 2 12

## **Design Example: Synchronous BCD**

- Use the sequential logic model to design a synchronous **BCD** counter with **D** flip-flops
- State Table =>
- Input combinations 1010 through 1111 are don't cares

<b>Current State</b>	Next State				
Q8 Q4 Q2 Q1	Q8 Q4 Q2 Q1				
0 0 0 0	0 0 0 1				
0 0 0 1	0 0 1 0				
0 0 1 0	0 0 1 1				
0 0 1 1	0 1 0 0				
0 1 0 0	0 1 0 1				
0 1 0 1	0 1 1 0				
0 1 1 0	0 1 1 1				
0 1 1 1	1 0 0 0				
1 0 0 0	1 0 0 1				
1 0 0 1	0 0 0 0				

Logic and Computer Design Fundamentals PowerPoint<sup>®</sup> Stides © 2004 Pearson Education, Inc.

Chapter 7 - Part 2 13

#### **Synchronous BCD (continued)**

Use K-Maps to two-level optimize the next state equations and manipulate into forms containing XOR gates:

 $D1 = \overline{Q1}$ 

 $D2 = Q2 \oplus Q1\overline{Q8}$ 

 $D4 = Q4 \oplus Q1Q2$ 

 $D8 = Q8 \oplus (Q1Q8 + Q1Q2Q4)$ 

- The logic diagram can be draw from these equations
  - An asynchronous or synchronous reset should be added
- What happens if the counter is perturbed by a power disturbance or other interference and it enters a state other than 0000 through 1001?

## Synchronous BCD (continued)

- Find the actual values of the six next states for the don't care combinations from the equations
- Find the overall state diagram to assess behavior for the don't care states (states in decimal)

Present State				Next State			
Q8	Q4	Q2	Q1	Q8	Q4	Q2	Q1
1	0	1	0	1	0	1	1
1	0	1	1	0	1	1	0
1	1	0	0	1	1	0	1
1	1	0	1	0	1	0	0
1	1	1	0	1	1	1	1
1	1	1	1	0	0	1	0

Chapter 7 - Part 2 15

# **Synchronous BCD** (continued)

- For the BCD counter design, if an invalid state is entered, return to a valid state occurs within two clock cycles
- Is this adequate? If not:
  - Is a signal needed that indicates that an invalid state has been entered? What is the equation for such a signal?
  - Does the design need to be modified to return from an invalid state to a valid state in one clock cycle?
  - Does the design need to be modified to return from a invalid state to a specific state (such as 0)?
- The action to be taken depends on:
  - the application of the circuit
  - design group policy
- See pages 278 279 of the text.

## **Counting Modulo N**

- The following techniques use an n-bit binary counter with asynchronous or synchronous clear and/or parallel load:
  - Detect a terminal count of N in a Modulo-N count sequence to asynchronously Clear the count to 0 or asynchronously Load in value 0 (These lead to counts which are present for only a very short time and can fail to work for some timing conditions!)
  - Detect a terminal count of N 1 in a Modulo-N count sequence to Clear the count synchronously to 0
  - Detect a terminal count of N 1 in a Modulo-N count sequence to synchronously Load in value 0
  - · Detect a terminal count and use Load to preset a count of the terminal count value minus (N - 1)
- Alternatively, custom design a modulo N counter as done for **BCD**


Logic and Computer Dealgn Fundamentals PowerPoint<sup>®</sup> Slides © 2004 Pearson Education, Inc.

Chapter 7 - Part 2 17

## **Counting Modulo 7: Detect 7 and Asynchronously Clear**

A synchronous 4-bit binary counter with an asynchronous Clear is used to make a Modulo 7 counter.


Use the Clear feature to detect the count 7 and clear the count to 0. This gives a count of 0, 1, 2, 3, 4, 5, 6, 7(short)0, 1, 2, 3, 4, 5, 6, 7(short)0, etc.



DON'T DO THIS! Referred to as a "suicide" counter! (Count "7" is "killed," but the designer's job may be dead as well!)

#### Counting Modulo 7: Synchronously Load on **Terminal Count of 6**

- A synchronous 4-bit binary counter with a synchronous load and an asynchronous clear is used to make a Modulo 7 counter
- Use the Load feature to detect the count "6" and load in "zero". This gives a count of 0, 1, 2, 3, 4, 5, 6, 0, 1, 2, 3, 4, 5, 6, 0, ...




Using don't cares for states above 0110, detection of 6 can be done with Load = Q4 Q2

Logic and Computer Design Fundamentals PowerPoint<sup>®</sup> Slides © 2004 Pearson Education, Inc.

Chapter 7 - Part 2 19

#### **Counting Modulo 6: Synchronously Preset 9 on** Reset and Load 9 on Terminal Count 14

- A synchronous, 4-bit binary counter with a synchronous Load is to be used to make a Modulo 6 counter.
- Use the Load feature to preset the count to 9 on Reset and detection of Resetcount 14.



- This gives a count of 9, 10, 11, 12, 13, 14, 9, 10, 11, 12, 13, 14, 9, ...
- If the terminal count is 15 detection is usually built in as Carry Out (CO)

Logic and Computer Design Fundamentals PowerPoint® Shitss © 2004 Pearson Education, Inc.

#### Register Cell Design

- Assume that a register consists of identical cells
- Then register design can be approached as follows:
  - Design representative cell for the register
  - Connect copies of the cell together to form the register
  - Applying appropriate "boundary conditions" to cells that need to be different and contract if appropriate
- Register cell design is the first step of the above process

Logic and Computer Design Fundamentals PowerPoint® Slides © 2004 Pearson Education, Inc.

Chapter 7 - Part 2 21

#### **Register Cell Specifications**

- A register
- Data inputs to the register
- Control input combinations to the register
  - Example 1: Not encoded
    - Control inputs: Load, Shift, Add
    - At most, one of Load, Shift, Add is 1 for any clock cycle (0,0,0), (1,0,0), (0,1,0), (0,0,1)
  - Example 2: Encoded
    - Control inputs: S1, S0
    - All possible binary combinations on S1, S0 (0,0), (0,1), (1,0), (1,1)

## **Register Cell Specifications**

- A set of register functions (typically specified as register transfers)
  - Example:

Load:  $A \leftarrow B$ Shift:  $A \leftarrow \text{sr } B$ Add:  $A \leftarrow A + B$ 


- A hold state specification
  - Example:
    - Control inputs: Load, Shift, Add
    - If all control inputs are 0, hold the current register state

Logic and Computer Design Fundamentals PowerPoint<sup>®</sup> Stitles © 2004 Pearson Education, Inc.

Chapter 7 - Part 2 23

#### **Multiplexer Approach**

 Uses an n-input multiplexer with a variety of transfer sources and functions




Chapter 7 - Part 2 24

## **Multiplexer Approach**

- Load enable by OR of control signals  $K_0, K_1, ... K_{n-1}$ 
  - assumes no load for 00...0
- Use:
  - Encoder + Multiplexer (shown) or
  - n x 2 AND-OR

to select sources and/or transfer functions



PowerPoint<sup>®</sup> Stides

© 2004 Peerson Education, Inc.

Chapter 7 - Part 2 25

## **Example 1: Register Cell Design**

- Register A (m-bits) Specification:
  - Data input: B
  - Control inputs (CX, CY)
  - Control input combinations (0,0), (0,1) (1,0)
  - Register transfers:
  - CX:  $A \leftarrow B \lor A$
  - CY :  $A \leftarrow B \oplus A$
  - Hold state: (0,0)

## Example 1: Register Cell Design (continued)

Load Control

$$Load = CX + CY$$

Since all control combinations appear as if encoded (0,0), (0,1), (1,0) can use multiplexer without encoder:

$$S1 = CX$$

$$S0 = CY$$

$$D0 = A_i$$

$$D1 = A_i \leftarrow B_i \oplus A_i$$

$$D2 = A_i \leftarrow B_i \vee A_i$$

$$CX = 1$$

Note that the decoder part of the 3-input multiplexer can be shared between bits if desired

Logic and Computer Design Fundamentals PowerPoint<sup>®</sup> Stites © 2004 Peerson Education, Inc.

Chapter 7 - Part 2 27

## **Sequential Circuit Design Approach**

- Find a state diagram or state table
  - Note that there are only two states with the state assignment equal to the register cell output value
- Use the design procedure in Chapter 6 to complete the cell design
- For optimization:
  - Use K-maps for up to 4 to 6 variables
  - Otherwise, use computer-aided or manual optimization

## **Example 1 Again**

#### State Table:

	Hold	Ai \	/ Bi	Ai⊕Bi	
	CX = 0	CX = 1	CX = 1	CY = 1	CY = 1
$A_i$	CY = 0	$\mathbf{B}_{i} = 0$	$B_i = 1$	$B_i = 0$	$B_i = 1$
0	0	0	1	0	1
1	1	1	1	1	0

- Four variables give a total of 16 state table entries
- By using:
  - Combinations of variable names and values
  - Don't care conditions (for CX = CY = 1)


#### only 8 entries are required to represent the 16 entries

Logis and Computer Dealgn Fundamentals PowerPoint® Stides © 2004 Pearson Education, Inc.

Chapter 7 - Part 2 29

#### **Example 1 Again (continued)**

• K-map - Use variable ordering CX, CY, A<sub>i</sub> B<sub>i</sub> and assume a D flip-flop



## **Example 1 Again (continued)**

• The resulting SOP equation:

$$\mathbf{D_i} = \mathbf{CX} \mathbf{B_i} + \mathbf{CY} \mathbf{\overline{A_i}} \mathbf{B_i} + \mathbf{A_i} \mathbf{\overline{B_i}} + \mathbf{\overline{CY}} \mathbf{A_i}$$

Using factoring and DeMorgan's law:

$$D_{i} = CX B_{i} + \overline{A}_{i} (CY B_{i}) + A_{i} (\overline{CY B}_{i})$$
  

$$D_{i} = CX B_{i} + A_{i} \oplus (CY B_{i})$$

The gate input cost per cell = 2 + 8 + 2 + 2 = 14

• The gate input cost per cell for the previous version is:

Per cell: 19

Shared decoder logic: 8

- Cost gain by sequential design > 5 per cell
- Also, no Enable on the flip-flop makes it cost less

Logic and Computer Design Fundamentals PowerPoint® Slides © 2004 Pearson Education, Inc.


Chapter 7 - Part 2 31

## **Multiplexer and Bus-Based Transfers for Multiple Registers**

- Multiplexer dedicated to each register
- Shared transfer paths for registers
  - A shared transfer object is a called a bus (Plural: buses)
- Bus implementation using:
  - multiplexers
  - three-state nodes and drivers
- In most cases, the number of bits is the length of the receiving register

#### **Dedicated MUX-Based Transfers**

- Multiplexer connected to each register input produces a very flexible transfer structure =>
- Characterize the simultaneous transfers possible with this structure.




PowerPoint® Stides © 2004 Pearson Education, Inc.

Chapter 7 - Part 2 33

#### **Multiplexer Bus**

- A single bus driven by a multiplexer lowers cost, but limits the available transfers =>
- Characterize the simultaneous transfers possible with this structure.
- Characterize the cost savings compared to dedicated multiplexers




Logis and Computer Design Fundamentals PowerPoint<sup>®</sup> Stidss © 2004 Poerson Education, Inc.

#### **Three-State Bus**

- The 3-input MUX can be replaced by a 3-state node (bus) and 3-state buffers.
- Cost is further reduced, but transfers are limited
- Characterize the simultaneous transfers possible with this structure.
- Characterize the cost savings and compare
- Other advantages?

Logic and Computer Dealgn Fundamentals PowerPoint<sup>®</sup> Slides © 2004 Pearson Education, Inc.



Chapter 7 - Part 2 35

#### **Serial Transfers and Microoperations**

#### Serial Transfers

- Used for "narrow" transfer paths
- Example 1: Telephone or cable line
  - Parallel-to-Serial conversion at source
  - Serial-to-Parallel conversion at destination
- Example 2: Initialization and Capture of the contents of many flip-flops for test purposes
  - Add shift function to all flip-flops and form large shift register
  - Use shifting for simultaneous Initialization and Capture operations

#### Serial microoperations

- Example 1: Addition
- Example 2: Error-Correction for CDs

#### **Serial Microoperations**


- By using two shift registers for operands, a full adder, and a flip flop (for the carry), we can add two numbers serially, starting at the least significant bit.
- Serial addition is a low cost way to add large numbers of operands, since a "tree" of full adder cells can be made to any depth, and each new level doubles the number of operands.
- Other operations can be performed serially as well, such as parity generation/checking or more complex error-check codes.
- Shifting a binary number <u>left</u> is equivalent to <u>multiplying by</u>
   2.
- Shifting a binary number <u>right</u> is equivalent to <u>dividing by 2</u>.

Logic and Computer Design Fundame PowerPoint<sup>®</sup> States © 2004 Pearson Education, Inc.

Chapter 7 - Part 2 37

#### Serial Adder

- The circuit shown uses two shift registers for operands A(3:0) Serial and B(3:0).
- A full adder, and one more flip flop (for the carry) is used to compute the sum.
- The result is stored in the A register and the final carry in the flip-flop
- With the operands and the Control not shown)
  result in shift registers, a tree of full adders can be used to add a large number of operands. Used as a common digital signal processing technique.



#### Terms of Use

- © 2004 by Pearson Education, Inc. All rights reserved.
- The following terms of use apply in addition to the standard Pearson Education <u>Legal Notice</u>.
- Permission is given to incorporate these materials into classroom presentations and handouts only to instructors adopting Logic and Computer Design Fundamentals as the course text.
- Permission is granted to the instructors adopting the book to post these
  materials on a protected website or protected ftp site in original or
  modified form. All other website or ftp postings, including those
  offering the materials for a fee, are prohibited.
- You may not remove or in any way alter this Terms of Use notice or any trademark, copyright, or other proprietary notice, including the copyright watermark on each slide.
- Return to Title Page

Logic and Computer Design Fundamentals PowerPoint<sup>®</sup> Slides © 2004 Pagraun Education, Inc.

Chapter 7 - Part 2 39