Logic and Computer Design Fundamentals

Chapter 8 – Sequencing and Control

Charles Kime & Thomas Kaminski

© 2004 Pearson Education, Inc. <u>Terms of Use</u> (Hyperlinks are active in View Show mode)


Overview

- Datapath and Control
- Algorithmic State Machines (ASM)
 - ASM chart
 - Timing considerations
- ASM chart examples
 - Binary multiplier
- Hardwired Control
 - Control design methods
 - Sequence register and decoder
 - One flip-flop per state
- Microprogrammed control

Logic and Computer Design Fundamentals PowerPoint[®] Stitus © 2004 Poerson Education, Inc.

Datapath and Control

- Datapath performs data transfer and processing operations
- Control Unit Determines the enabling and sequencing of the operations



Logic and Computer Dealgn Fundamentals PowerPoint[®] Stidss © 2004 Poerson Education, Inc.

Chapter 8 3

Control Unit Types

- Two distinct classes:
 - Programmable
 - Non-programmable.
- A programmable control unit has:
 - A program counter (PC) or other sequencing register with contents that points to the next instruction to be executed
 - An external ROM or RAM array for storing instructions and control information
 - Decision logic for determining the sequence of operations and logic to interpret the instructions
- A non-programmable control units does not fetch instructions from a memory and is not responsible for sequencing instructions

• This type of control unit is our focus in this chapter Lugic and Computer Design Fundamentals PowerPoint⁴⁰ Sities 0 2004 Person Education, Inc.

Algorithmic State Machines

- The function of a state machine (or sequential circuit) can be represented by a <u>state table</u> or a <u>state diagram</u>.
- A flowchart is a way of showing <u>actions</u> and <u>control flow</u> in an algorithm.
- An Algorithmic State Machine (<u>ASM</u>) is simply a flowchart-like way to specify <u>state diagrams for</u> <u>sequential logic</u> and, optionally, <u>actions performed in a</u> <u>datapath</u>.
- While flowcharts typically do not specify "time", an ASM explicitly specifies a <u>sequence of actions</u> and their <u>timing relationships</u>.

Logic and Computer Design Fundamentals PowerPoint[®] Stites © 2004 Poersun Education, Inc.


Chapter 8 5

ASM Primitives

1.State Box (a rectangle)	 The State Box is a rectangle, marked with the symbolic state name, containing register transfers and output signals activated when the control unit is in the state.
2.Scalar	in the state.
Decision Box (a diamond)	 The Scalar Decision Box is a diamond that describes the effects of a specific input condition on the control. It has one input path and two exit paths,
3.Vector	one for TRUE (1) and one for FALSE (0).
Decision Box (a hexagon)	The Vector Decision Box is a hexagon that describes the effects of a specific n-bit (n > 2) vector of input conditions on the control. It has one input path and up to 2 ⁿ exit paths, each corresponding to a binary up to 2 ⁿ exit paths.
4.Conditional	vector value.
Output Box (oval).	 The Conditional Output Box is an oval with entry from a decision block and outputs activated for the decision conditions being satisfied.

State Box

- A rectangle with:
 - The symbolic name for the state marked outside the upper left top
 - Containing register transfer operations and outputs activated within or while leaving the state
 - An optional state code, if assigned, outside the upper right top




Logic and Computer Design Fundamentals PowerPoint[®] Stitles © 2004 Poerson Education, Inc.

Chapter 8 7

Scalar Decision Box


A diamond with:

- One input path (entry point).
- One input condition, placed in the center of the box, that is tested.
- A TRUE exit path taken if the condition is true (logic 1).
- A FALSE exit path taken if the condition is false (logic 0).



Logic and Computer Design Fundamentals PowerPoint[®] Stides © 2004 Poerson Education, Inc.

Vector Decision Box



Logis and Computer Dealgn Fundamentals PowerPoint[®] Stides © 2004 Poerson Education, Inc.


Chapter 8 9

Conditional Output Box

An oval with:


- One input path from a decision box or decision boxes.
- One output path
- Register transfers or outputs that occur only if the conditional path to the box is taken.
- Transfers and outputs in a state box are <u>Moore type</u> - dependent only on state
- Transfers and outputs in a conditional output box are <u>Mealy</u> <u>type</u> - dependent on both state and inputs

Logic and Computer Design Fundamentals PowerPoint[®] Sides © 2004 Pourson Education, Inc.



Connecting Boxes Together

- By connecting boxes together, we begin to see the power of expression. IDLE ↓
- What are the:
 - Inputs?
 - Outputs?
 - Conditional Outputs?
 - Transfers?
 - Conditional Transfers?




Logic and Computer Design Fundamentals PowerPoint[®] Stitles © 2004 Poerson Education, Inc.

Chapter 8 11

ASM Blocks


- One state box along with all decision and conditional output boxes connected to it is called an ASM Block.
- The ASM Block includes all items on the path from the current state to the same or other states.



Logic and Computer Design Fundamentals PowerPoint[®] Sildes © 2004 Poerson Education, Inc.

ASM Timing

- Outputs appear while in the state
- Register transfers occur at the clock while exiting the state - New value occur in the next state!




Multiplier Example

- Example: (101 × 011) Base 2
- Note that the partial product summation for *n* digits, base 2 numbers requires adding up to *n* digits (with carries) in a column.
- Note also n x m digit multiply generates up to an m + n digit result (same as decimal).


Partial products are:					
101 x 0, 101 x 1, and 101 x 1					

			1	0	1	
		х	0	1	1	_
			1	0	1	
		1	0	1		
	0	0	0			_
0	0	1	1	1	1	

Example (1 0 1) x (0 1 1) Again



Multiplier Example: Block Diagram




Multiplexer Example: Operation

- 1. The multiplicand (top operand) is loaded into register B.
- 2. The multiplier (bottom operand) is loaded into register Q.
- 3. Register C|| Q is initialized to 0 when G becomes 1.
- 4. The partial products are formed in register C||A||Q.
- 5. Each multiplier bit, beginning with the LSB, is processed (if bit is 1, use adder to add B to partial product; if bit is 0, do nothing)
- 6. C||A||Q is shifted right using the shift register
 - Partial product bits fill vacant locations in Q as multiplier is shifted out
 - If overflow during addition, the outgoing carry is recovered from C during the right shift
- 7. Steps 5 and 6 are repeated until Counter P = 0 as detected by Zero detect.
 - Counter P is initialized in step 4 to n 1, n = number of bits in multiplier

Logic and Computer Design Fundamentals PowerPoint[®] Slides © 2004 Pearson Education, Inc.

Chapter 8 17

Multiplier Example: ASM Chart



Multiplier Example: ASM Chart

(continued)

 Three states are employ using a combined Mealy -Moore output model:

- IDLE state in which:
 - the outputs of the prior multiply is held until Q is loaded with the new multiplicand
 - input G is used as the condition for starting the multiplication, and
 - C, A, and P are initialized
- MUL0 state in which conditional addition is performed based on the value of Q₀.
- MUL1 state in which:
 - right shift is performed to capture the partial product and position the next bit of the multiplier in Q₀
 - the terminal count of 0 for down counter P is used to sense completion or continuation of the multiply.

Logic and Computer Dealgn Fundamentals PowerPoint[®] Stitles © 2004 Poersun Education, Inc.

Chapter 8 19

Multiplier Example: Control Signal Table

Block Diagram Module	Microope ration	Control Sign al Name	Control Expression
Register A :	$A \leftarrow 0$	Initialize	IDLE · G
-	$A \leftarrow A + B$	Load	MUL0 · <i>Q</i>
	$C \parallel A \parallel Q \leftarrow \operatorname{sr} C \parallel A \parallel Q$	Shift_dec	MUL1
Register B:	$B \leftarrow IN$	Load_B	LOADB
Flip-Flop C:	C ← 0	Clear_C	IDLE \cdot G + MUL1
	$C \leftarrow C_{\text{out}}$	Load	—
Register Q:	$\mathbf{Q} \leftarrow IN$	Load_Q	LOADQ
	$C \parallel A \parallel Q \leftarrow \mathrm{sr} \ C \parallel A \parallel Q$	Shift_dec	—
Counter P:	$P \leftarrow n-1$	Initialize	_
	$P \leftarrow P - 1$	Shift dec	_


Multiplier Example: Control Table (continued)

- Signals are defined on a register basis
- LOADQ and LOADB are external signals controlled from the system using the multiplier and will not be considered a part of this design
- Note that many of the control signals are "reused" for different registers.
- These control signals are the "outputs" of the control unit
- With the outputs represented by the table, they can be removed from the ASM giving an ASM that represents only the sequencing (next state) behavior

Logis and Computer Denign Fundamentals PowerPoint[®] Stidss © 2004 Poerson Education, Inc.

Chapter 8 21

Multiplier Example - Sequencing Part of ASM



Hardwired Control

Control Design Methods

- The procedure from Chapter 6
- Procedure specializations that use a single signal to represent each state

Sequence Register and Decoder

- Sequence register with encoded states, e.g., 00, 01, 10, 11.
- Decoder outputs produce "state" signals, e.g., 0001, 0010, 0100, 1000.
- One Flip-flop per State
 - Flip-flop outputs as "state" signals, e. g., 0001, 0010, 0100, 1000.

Logis and Computer Dealgn Fundamentals PowerPoint[®] Stides © 2004 Poerson Education, Inc.

Chapter 8 23

Multiplier Example: Sequencer and Decoder Design

- Initially, use sequential circuit design techniques from Chapter 4.
- First, define:
 - States: IDLE, MUL0, MUL1
 - Input Signals: G, Z, Q₀ (Q₀ affects outputs, not next state)
 - Output Signals: Initialize, LOAD, Shift_Dec, Clear_C
 - State Transition Diagram (Use Sequencing ASM on Slide 22)
 - Output Function: Use Table on Slide 20
 State

Second, find

- State Assignments (two bits required)
- We will use two state bits to encode the three state IDLE, MUL0, and MUL1.

	State	M1	M0
	IDLE	0	0
1	MUL0	0	1
•	MUL1	1	0
	Unused	1	1

Logis and Computer Design Fundamentals PowerPoint[®] Stides © 2004 Pearson Education, Inc.

Multiplier Example: Sequencer and **Decoder Design (continued)**

Input G Z	Next State M1 M0	Current State M1 M0	
0 0	0 0	MUL1	
0 1	0 0	MUL1	
1 0	0 1	MUL1	
1 1	0 1	MUL1	
0 0	1 0	Unused	
0 1	1 0	Unused	
1 0	1 0	Unused	
1 1	1 0	Unused	
	G Z 0 0 1 1 0 1 1 0 0 0 1	G Z M1 M0 0 0 0 0 0 1 0 0 1 0 0 1 1 1 0 1 0 0 1 0	G Z M1 M0 M1 M0 0 0 0 0 0 1 0 0 1 0 0 1 1 1 0 1 0 0 1 0 1 1 0 1 0 1 1 0 1 1 0 1 1 0 1 0 1 0 1 0

Assuming that state variables M1 and M0 are decoded into states, the next state part of the state table is:

Input

GΖ

0 0

0 1

1 0

1 1

0 0

0 1

1 0

1 1

Next State

M1 M0

1 0

0 0

1 0

0 0 d

d d

d d

d

d d

Chapter 8 25

Logic and Computer Design Fundamentals PowerPoint[®] Slides © 2004 Poerson Education, Inc.

Multiplier Example: Sequencer and Decoder Design (continued)

- Finding the equations for M1 and M0 is easier due to the decoded states:
 - M1 = MUL0
 - $M0 = IDLE \cdot G + MUL1 \cdot \overline{Z}$
- Note that since there are five variables, a K-map is harder to use, so we have directly written reduced equations.
- The output equations using the decoded states: Initialize = IDLE \cdot G Load = MUL0 $\cdot Q_0$ Clear $C = IDLE \cdot G + MUL1$ Shift dec = MUL1

Logic and Computer Design Fundamentals PowerPoint[®] Stittes © 2004 Pearson Education, Inc.


Multiplier Example: Sequencer and Decoder Design (continued)

- Doing multiple level optimization, extract IDLE · G: START = IDLE · G M1 = MUL0 M0 = START + MUL1 · Z Initialize = START Load = MUL0 · Q₀ Clear_C = START + MUL1 Shift dec = MUL1
- The resulting circuit using flip-flops, a decoder, and the above equations is given on the next slide.

Logic and Computer Dealgn Fundamentals PowerPoint[®] Slides © 2004 Poersun Education, Inc.

Chapter 8 27

Multiplier Example: Sequencer and Decoder Design (continued)



One Flip-Flop per State


- This method uses one flip-flop per state and a simple set of transformation rules to implement the circuit.
- The design starts with the ASM chart, and replaces
 - 1. State Boxes with flip-flops,
 - 2. Scalar Decision Boxes with a demultiplexer with 2 outputs,
 - 3. Vector Decision Boxes with a (partial) demultiplexer
 - 4. Junctions with an OR gate, and
 - 5. Conditional Outputs with AND gates.
- Each is discussed detail below.
 - Figure 8-11 is the end result.


Logic and Computer Design Fundamentals PowerPoint[®] Slides © 2004 Poerson Education, Inc.

Chapter 8 29

State Box Transformation Rules

- Each state box transforms to a D Flip-Flop
- Entry point is connected to the input.
- Exit point is connected to the Q output.






Logic and Computer Design Fundamentals PowerPoint[®] Slides © 2004 Poerson Education, Inc.

Scalar Decision Box Transformation Rules

- Each Decision box transforms to a Demultiplexer
- Entry points are "Enable" inputs.
- The Condition is the "Select" input.
- Decoded Outputs are the Exit points.



Logic and Computer Design Fundamentals PowerPoint[®] Slides © 2004 Pearson Education, Inc.

Chapter 8 31


Entry

Х

Exit 1

Vector Decision Box Transformation Rules


- Each Decision box transforms to a Demultiplexer
- Entry point is Enable inputs.
- The Conditions are the Select inputs.
- Demultiplexer Outputs are the Exit points.



Logis and Computer Design Fundamentals PowerPoint[®] Stides © 2004 Pearson Education, Inc.

Junction Transformation Rules

- Where two or more entry points join, connect the entry variables to an OR gate
- The Exit is the output of the OR gate




Logic and Computer Design Fundamentals PowerPoint[®] Sides © 2004 Pearson Education, Inc.

Chapter 8 33


Conditional Output Box Rules

- Entry point is Enable input.
- The Condition is the "Select" input.
- Demultiplexer Outputs are the Exit points.
- The Control OUTPUT is the same signal as the exit value.



Logic and Computer Design Fundamentals PowerPoint[®] Stides © 2004 Poerson Education, Inc.

Multiplier Example: Flip-flop per State Design Logic Diagram



Logic and Computer Design Fundamentals PowerPoint[®] Slides © 2004 Poerson Education, Inc.

Chapter 8 35

Speeding Up the Multiplier

- In processing each bit of the multiplier, the circuit visits states MUL0 and MUL1 in sequence.
- By redesigning the multiplier, is it possible to visit only a single state per bit processed?


Speeding Up Multiply (continued)

- Examining the operations in MUL0 and MUL1:
 - In MUL0, a conditional add of B is performed, and
 - In MUL1, a right shift of C || A || Q in a shift register, the decrementing of P, and a test for P = 0 (on the old value of P) are all performed in MUL1
- Any solution that uses one state must combine all of the operations listed into one state
- The operations involving P are already done in a single state, so are not a problem.
- The right shift, however, depends on the result of the conditional addition. So these two operations must be combined!

Logic and Computer Design Fundamentals PowerPoint[®] Slidss © 2004 Poerson Education, Inc.

Chapter 8 37

Speeding Up Multiply (continued)




Microprogrammed Control

- Microprogrammed Control a control unit with binary control values stored as <u>words</u> in <u>memory</u>.
- Microinstructions words in the control memory.
- Microprogram a sequence of microinstructions.
- Control Memory RAM or ROM memory holding the microinstructions.
- Writeable Control Memory RAM Memory into which microinstructions may be written

Logis and Computer Dealgn Fundamentals PowerPoint[®] Stitles © 2004 Poersun Education, Inc.

Chapter 8 39

Microprogrammed Control (continued)



Terms of Use

- © 2004 by Pearson Education, Inc. All rights reserved.
- The following terms of use apply in addition to the standard Pearson Education <u>Legal Notice</u>.
- Permission is given to incorporate these materials into classroom presentations and handouts only to instructors adopting Logic and Computer Design Fundamentals as the course text.
- Permission is granted to the instructors adopting the book to post these materials on a protected website or protected ftp site in original or modified form. All other website or ftp postings, including those offering the materials for a fee, are prohibited.
- You may not remove or in any way alter this Terms of Use notice or any trademark, copyright, or other proprietary notice, including the copyright watermark on each slide.
- Return to Title Page

Logic and Computer Dealgo Fundamentals PowerPoint[®] Slides © 2004 Poerson Education, Inc.