
Logic and Computer Design Fundamentals

Chapter 10 – Computer Design Basics

Part 3 – Multiple-Cycle Hardwired Control

Charles Kime & Thomas Kaminski

© 2004 Pearson Education, Inc.

[Terms of Use](#)

(Hyperlinks are active in View Show mode)

Overview

- **Part 1 – Datapaths**
 - Introduction
 - Datapath Example
 - Arithmetic Logic Unit (ALU)
 - Shifter
 - Datapath Representation and Control Word
- **Part 2 – A Simple Computer**
 - Instruction Set Architecture (ISA)
 - Single-Cycle Hardwired Control
- **Part 3 – Multiple Cycle Hardwired Control**
 - Single Cycle Computer Issues
 - Modifications to Datapath
 - Modifications to Control
 - Sequential Control Design

Single-Cycle Computer Issues

- **Shortcoming of Single Cycle Design**
 - Complexity of instructions executable in a single cycle is limited
 - Accessing both an instruction and data from a simple single memory impossible
 - A long worst case delay path limits clock frequency and the rate of performing instructions
- **Handling of Shortcomings**
 - The first two shortcomings can be handled by the multiple-cycle computer discussed here
 - The third shortcoming is dealt with by using a technique called pipelining described in Chapter 12

Logic and Computer Design Fundamentals
PowerPoint® Slides
© 2004 Pearson Education, Inc.


Chapter 10 Part 3 3

Multiple-Cycle Computer

- **Converting the single-cycle computer into a multiple-cycle computer involves:**
 - Modifications to the datapath/memory
 - Modification to the control unit
 - Design of a multiple-cycle hardwired control
- **The block diagram of the single-cycle SC architecture is given on the next slide for use in developing the multiple-cycle SC architecture**

Logic and Computer Design Fundamentals
PowerPoint® Slides
© 2004 Pearson Education, Inc.


Chapter 10 Part 3 4



Chapter 10 Part 3 5

Datapath Modifications


- **Modifications appear on the next slide**
- **Use a single memory for both instructions and data**
 - Not essential to the multiple-cycle design, but done to illustrate the concept
 - Requires new MUX M with control signal MM to select the instruction address from the PC or the data address
 - Requires path from Memory Data Out to the instruction path in the control unit



Chapter 10 Part 3 7


Datapath Modifications (continued)

- To hold operands between cycles, need additional registers
 - Add 8 temporary storage registers to the Register File
 - Register File becomes 16 x 16
 - Addresses to Register File increase from 3 to 4 bits
 - Register File addresses come from:
 - The instruction for the Storage Resource registers (0 to 7)
 - The control word for the Temporary Storage registers (8 to 15)
 - The control word specifies the source for Register File addresses
 - Add Register Address Logic to the Register File to select the register address sources
 - Three new control fields for register address source selection and temporary storage addressing: **DX, AX, BX**




Control Unit Modifications

- **Must hold instruction over the multiple cycles to draw on instruction information throughout instruction execution**
 - **Requires an Instruction Register (IR) to hold the instruction**
 - **Load control signal IL**
 - **Requires the addition of a "hold" operation to the PC since it only counts up to obtain a new instruction**
 - **New encoding for the PC operations uses 2 bits**



Sequential Control Design

- In order to control microoperations over multiple cycles, a Sequential Control replaces the Instruction Decoder
 - Input: Opcode, Status Bits
 - Output: Control Word (Modified Datapath Control part)
 - Control State
 - Next State: Control Word (New Sequencing Control part)
 - Consists of (see next slide):
 - Register to store the Control State
 - Combinational Logic to generate the Control Word (both sequencing and datapath control parts)
 - The Combinational Logic is quite complex so we assume that it is implemented by using a PLA or synthesized logic and focus on ASM level design



Control Word

27	24	23	22	21	20	17	16	13	12	9	8	7	4	3	2	1	0
NS	PS	IL	DX	AX	BX	MB	FS	MD	RW	MM	MW						

Sequencing

Datapath

- **Datapath part:** fields DA, AA, and BA replaced by DX, AX, and BX, respectively, and field MM added
 - If the MSB of a field is 0, e.g., AX = 0XXX, then AA is 0 concatenated with 3 bits obtained from the SA field in the IR
 - If the MSB of a field is 1, e. g. AX = 1011, then AA = 1011
- **Sequencing part:**
 - IL controls the loading of the IR
 - PS controls the operations of the PC
 - NS gives the next state of the Control State register
 - NS is 4 bits, the length of the Control State register - 16 states are viewed as adequate for this design

Encoding for Datapath Control

DX	AX	BX	Code	MB	Code	FS	Code	MD	RW	MM	MW	Code
<i>R</i> [DR]	<i>R</i> [SA]	<i>R</i> [SB]	0XXX	Register	0	$F \leftarrow A$	0000	FnUt	No write	Address Out	No write	0
<i>R</i> 8	<i>R</i> 8	<i>R</i> 8	1000	Constant	1	$F \leftarrow A + 1$	0001	Data In	Write	PC	Write	1
<i>R</i> 9	<i>R</i> 9	<i>R</i> 9	1001			$F \leftarrow A + B$	0010					
<i>R</i> 10	<i>R</i> 10	<i>R</i> 10	1010			Unused	0011					
<i>R</i> 11	<i>R</i> 11	<i>R</i> 11	1011			Unused	0100					
<i>R</i> 12	<i>R</i> 12	<i>R</i> 12	1100			$F \leftarrow A + \overline{B} + 1$	0101					
<i>R</i> 13	<i>R</i> 13	<i>R</i> 13	1101			$F \leftarrow A - 1$	0110					
<i>R</i> 14	<i>R</i> 14	<i>R</i> 14	1110			Unused	0111					
<i>R</i> 15	<i>R</i> 15	<i>R</i> 15	1111			$F \leftarrow A \wedge B$	1000					
						$F \leftarrow A \vee B$	1001					
						$F \leftarrow A \oplus B$	1010					
						$F \leftarrow \overline{A}$	1011					
						$F \leftarrow B$	1100					
						$F \leftarrow \text{sr } B$	1101					
						$F \leftarrow \text{sl } B$	1110					
						Unused	1111					

Encoding for Sequencing Control

NS	PS		IL	
Next State	Action	Code	Action	Code
Gives next state of Control State Register	Hold PC	00	No load	0
	Inc PC	01	Load instr.	1
	Branch	10		
	Jump	11		

ASM Charts for Sequential Control

- **An instruction requires two steps:**
 - *Instruction fetch* – obtaining an instruction from memory
 - *Instruction execution* – the execution of a sequence of microoperations to perform instruction processing
 - Due to the use of the IR, these two steps require a minimum of two clock cycles
- **ISA: Instruction Specifications and ASM charts for the instructions (that all require two clock cycles) are given on the next four slides.**
 - A vector decision box is used for the opcode
 - Scalar decision boxes are used for the status bits

Logic and Computer Design Fundamentals
PowerPoint® Slides
© 2004 Pearson Education, Inc.

Chapter 10 Part 3 17

ISA: Instruction Specifications (for reference only)

Instruction Specifications for the SimpleComputer - Part 1


Instruction	Opcode	Mnemonic	Format	Description	Status Bits
Move A	0000000	MOVA	RD,RA	$R[DR] \leftarrow R[SA]$	N, Z
Increment	0000001	INC	RD,RA	$R[DR] \leftarrow R[SA] + 1$	N, Z
Add	0000010	ADD	RD,RA,RB	$R[DR] \leftarrow R[SA] + R[SB]$	N, Z
Subtract	0000101	SUB	RD,RA,RB	$R[DR] \leftarrow R[SA] - R[SB]$	N, Z
Decrement	0000110	DEC	RD,RA	$R[DR] \leftarrow R[SA] - 1$	N, Z
AND	0001000	AND	RD,RA,RB	$R[DR] \leftarrow R[SA] \wedge R[SB]$	N, Z
OR	0001001	OR	RD,RA,RB	$R[DR] \leftarrow R[SA] \vee R[SB]$	N, Z
Exclusive OR	0001010	XOR	RD,RA,RB	$R[DR] \leftarrow R[SA] \oplus R[SB]$	N, Z
NOT	0001011	NOT	RD,RA	$R[DR] \leftarrow \neg R[SA]$	N, Z

- **ASM Chart on Next Slide**

Logic and Computer Design Fundamentals
PowerPoint® Slides
© 2004 Pearson Education, Inc.

Chapter 10 Part 3 18

ASM Chart for Two-Cycle Instructions - Part 1



Logic and Computer Design Fundamentals
PowerPoint® Slides
© 2004 Pearson Education, Inc.

Chapter 10 Part 3 19

ISA: Instruction Specifications (for reference only)

Instruction Specifications for the Simple Computer - Part 2


Instruction	Opcode	Mnemonic	Format	Description	Status Bits
Move B	0001100	MOVB	RD,RB	$R[DR] \leftarrow R[SB]$	
Shift Right	0001101	SHR	RD,RB	$R[DR] \leftarrow sr\ R[SB]$	
Shift Left	0001110	SHL	RD,RB	$R[DR] \leftarrow sl\ R[SB]$	
Load Immediate	1001100	LDI	RD, OP	$R[DR] \leftarrow zf\ OP$	
Add Immediate	1000010	ADI	RD,RA,OP	$R[DR] \leftarrow R[SA] + zf\ OP$	
Load	0010000	LD	RD,RA	$R[DR] \leftarrow M[SA]$	
Store	0100000	ST	RA,RB	$M[SA] \leftarrow R[SB]$	
Branch on Zero	1100000	BRZ	RA,AD	if $(R[SA] = 0)$ $PC \leftarrow PC + se\ AD$	
Branch on Negative	1100001	BRN	RA,AD	if $(R[SA] < 0)$ $PC \leftarrow PC + se\ AD$	
Jump	1110000	JMP	RA	$PC \leftarrow R[SA]$	

Logic and Computer Design Fundamentals
PowerPoint® Slides
© 2004 Pearson Education, Inc.

Chapter 10 Part 3 20

ASM Chart for 2-Cycle Instructions - Part 2

- Portion in Red duplicated from previous ASM chart



Logic and Computer Design Fundamentals
PowerPoint® Slides
© 2004 Pearson Education, Inc.

Chapter 10 Part 3 21

State Table for 2-Cycle Instructions

State	Inputs		Next state	Outputs												Comments
	Opcode	VCNZ		I L	P S	DX	AX	BX	M B	FS	M D	R W	M W	M W		
INF	XXXXXX	XXXX	EX0	1	00	XXXX	XXXX	XXXX	X	XXXX	X	0	1	0		IR ← M[PC]
EX0	0000000	XXXX	INF	0	01	0XXX	0XXX	XXXX	X	0000	0	1	X	0	MOVA	R[DR] ← R[SA]*
EX0	0000001	XXXX	INF	0	01	0XXX	0XXX	XXXX	X	0001	0	1	X	0	INC	R[DR] ← R[SA] + 1*
EX0	0000010	XXXX	INF	0	01	0XXX	0XXX	0XXX	0	0010	0	1	X	0	ADD	R[DR] ← R[SA] + R[SB]*
EX0	0000101	XXXX	INF	0	01	0XXX	0XXX	0XXX	0	0101	0	1	X	0	SUB	R[DR] ← R[SA] - R[SB] + 1*
EX0	0000110	XXXX	INF	0	01	0XXX	0XXX	XXXX	X	0110	0	1	X	0	DEC	R[DR] ← R[SA] + (-1)*
EX0	0001000	XXXX	INF	0	01	0XXX	0XXX	0XXX	0	1000	0	1	X	0	AND	R[DR] ← R[SA] AND R[SB]*
EX0	0001001	XXXX	INF	0	01	0XXX	0XXX	0XXX	0	1001	0	1	X	0	OR	R[DR] ← R[SA] OR R[SB]*
EX0	0001010	XXXX	INF	0	01	0XXX	0XXX	0XXX	0	1010	0	1	X	0	XOR	R[DR] ← R[SA] XOR R[SB]*
EX0	0001011	XXXX	INF	0	01	0XXX	0XXX	XXXX	X	1011	0	1	X	0	NOT	R[DR] ← NOT R[SA]*
EX0	0001100	XXXX	INF	0	01	0XXX	XXXX	0XXX	0	1100	0	1	X	0	MOVB	R[DR] ← R[SB]*
EX0	0010000	XXXX	INF	0	01	0XXX	0XXX	XXXX	X	XXXX	1	1	0	0	LD	R[DR] ← M[R[SA]]*
EX0	0100000	XXXX	INF	0	01	XXXX	0XXX	0XXX	0	XXXX	X	0	0	1	ST	M[R[SA]] ← R[SB]*
EX0	1001100	XXXX	INF	0	01	0XXX	XXXX	XXXX	1	1100	0	1	0	0	LDI	R[DR] ← zf OP*
EX0	1000010	XXXX	INF	0	01	0XXX	0XXX	XXXX	1	0010	0	1	0	0	ADI	R[DR] ← R[SA] + zf OP*
EX0	1100000	XXXX	INF	0	10	XXXX	0XXX	XXXX	X	0000	X	0	0	0	BRZ	PC ← PC + se AD
EX0	1100000	XXXX	INF	0	01	XXXX	0XXX	XXXX	X	0000	X	0	0	0	BRZ	PC ← PC + 1
EX0	1100001	XXXX	INF	0	10	XXXX	0XXX	XXXX	X	0000	X	0	0	0	BRN	PC ← PC + se AD
EX0	1100001	XXXX	INF	0	01	XXXX	0XXX	XXXX	X	0000	X	0	0	0	BRN	PC ← PC + 1
EX0	1110000	XXXX	INF	0	11	XXXX	0XXX	XXXX	X	0000	X	0	0	0	JMP	PC ← R[SA]


* For this state and input combination, PC ← PC + 1 if a carry occurs.

PowerPoint® Slides
© 2004 Pearson Education, Inc.

Chapter 10 Part 3 22

ASM Chart for Right Shift Multiple

- R8 – used to perform shifts
- R9 – used to store and decrement shift count
- Zero test in EX1 is to determine of the shift amount is 0; if so, goes to state IF1



Logic and Computer Design Fundamentals
PowerPoint® Slides
© 2004 Pearson Education, Inc.

Chapter 10 Part 3 23

State Table For Right Shift Multiple

State	Inputs		Next state	Outputs												Comments
	Opcode	VCNZ		I	PS	DX	AX	BX	MB	FS	MD	RW	MM	M	W	
EX0	0001101	XXX0	EX1	0	00	1000	0XXX	XXXX	X	0000	0	1	X	0	SRM	R8 ← R[SA], Z: → EX1
EX0	0001101	XXX1	INF	0	01	1000	0XXX	XXXX	X	0000	0	1	X	0	SRM	R8 ← R[SA], Z: → INF*
EX1	0001101	XXX0	EX2	0	00	1001	XXXX	XXXX	1	1100	0	1	X	0	SRM	R9 ← zf OP, Z: → EX2
EX1	0001101	XXX1	INF	0	01	1001	XXXX	XXXX	1	1100	0	1	X	0	SRM	R9 ← zf OP, Z: → INF*
EX2	0001101	XXXX	EX3	0	00	1000	XXXX	1000	0	1101	0	1	X	0	SRM	R8 ← sr R8, → EX3
EX3	0001101	XXX0	EX2	0	00	1001	1001	XXXX	X	0110	0	1	X	0	SRM	R9 ← R9 - 1, Z: → EX2
EX3	0001101	XXX1	EX4	0	00	1001	1001	XXXX	X	0110	0	1	X	0	SRM	R9 ← R9 - 1, Z: → EX4
EX4	0001101	XXXX	INF	0	01	0XXX	1000	XXXX	X	0000	0	1	X	0	SRM	R[DR] ← R8, → INF*

*For this state and input combination, PC → PC + 1 also occurs.

Logic and Computer Design Fundamentals
PowerPoint® Slides
© 2004 Pearson Education, Inc.

Chapter 10 Part 3 24

Terms of Use

- © 2004 by Pearson Education, Inc. All rights reserved.
- The following terms of use apply in addition to the standard Pearson Education [Legal Notice](#).
- Permission is given to incorporate these materials into classroom presentations and handouts only to instructors adopting Logic and Computer Design Fundamentals as the course text.
- Permission is granted to the instructors adopting the book to post these materials on a protected website or protected ftp site in original or modified form. All other website or ftp postings, including those offering the materials for a fee, are prohibited.
- You may not remove or in any way alter this Terms of Use notice or any trademark, copyright, or other proprietary notice, including the copyright watermark on each slide.
- [Return to Title Page](#)